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ABSTRACT
The demand for higher data rates in receivers with carrier aggregation (CA)
such as LTE, increases the efforts to integrate large number of wireless services
into single receiving path, so it needs to digitize the signal in intermediate or high
frequencies. It relaxes most of the front-end blocks but makes the design of ADC very
challenging. Solving the bottleneck associated with ADC in receiver architecture is
a major focus of many ongoing researches. Recently, continuous time Sigma-Delta
analog-to-digital converters (ADCs) are getting more attention due to their inherent
filtering properties, lower power consumption and wider input bandwidth. But, it
suffers from several non-idealities such as clock jitter and ELD which decrease the
ADC performance.
This dissertation presents two projects that address CT-Σ∆ modulator non-
idealities. One of the projects is a CT-Σ∆ modulator with 10.9 Effective Number
of Bits (ENOB) with Gradient Descent (GD) based calibration technique. The GD
algorithm is used to extract loop gain transfer function coefficients. A quantization
noise reduction technique is then employed to improve the Signal to Quantization
Noise Ratio (SQNR) of the modulator using a 7-bit embedded quantizer. An ana-
log fast path feedback topology is proposed which uses an analog differentiator in
order to compensate excess loop delay. This approach relaxes the requirements of
the amplifier placed in front of the quantizer. The modulator is implemented us-
ing a third order loop filter with a feed-forward compensation paths and a 3-bit
quantizer in the feedback loop. In order to save power and improve loop linearity a
two-stage class-AB amplifier is developed. The prototype modulator is implemented
in 0.13µm CMOS technology, which achieves peak Signal to Noise and Distortion
ii
Ratio (SNDR) of 67.5dB while consuming total power of 8.5-mW under a 1.2V sup-
ply with an over sampling ratio of 10 at 300MHz sampling frequency. The prototype
achieves Walden’s Figure of Merit (FoM) of 146fJ/step.
The second project addresses clock jitter non-ideality in Continuous Time Sigma
Delta modulators (CT-Σ∆M), the modulator suffer from performance degradation
due to uncertainty in timing of clock at digital-to-analog converter (DAC). This
thesis proposes to split the loop filter into two parts, analog and digital part to
reduce the sensitivity of feedback DAC to clock jitter. By using the digital first-
order filter after the quantizer, the effect of clock jitter is reduced without changing
signal transfer function (STF). On the other hand, as one pole of the loop filter is
implemented digitally, the power and area are reduced by minimizing active analog
elements. Moreover, having more digital blocks in the loop of CT-Σ∆M makes it less
sensitive to process, voltage, and temperature variations. We also propose the use of
a single DAC with a current divider to implement feedback coefficients instead of two
DACs to decrease area and clock routing. The prototype is implemented in TSMC
40 nm technology and occupies 0.06 mm2 area; the proposed solution consumes 6.9
mW, and operates at 500 MS/s. In a 10 MHz bandwidth, the measured dynamic
range (DR), peak signal-to-noise-ratio (SNR), and peak signal-to-noise and distortion
(SNDR) ratios in presence of 4.5 ps RMS clock jitter (0.22% clock period) are 75 dB,
68 dB, and 67 dB, respectively. The proposed structure is 10 dB more tolerant to
clock jitter when compared to the conventional Σ∆M design for similar loop filter.
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NOMENCLATURE
ADC Analog to Digital Converter
DAC Digital to Analog Converter
CT-Σ∆M Continuous Time Sigma Delta modulators
STF Signal Transfer Function
NTF Noise Transfer Function
DR Dynamic Range
SNR Signal to Noise Ratio
SNDR Signal to Noise and Distortion Ratio
GD Gradient Descent
FoM Figure of Merit
OOB Out Of Band
MASH Multi-stAge noise SHaping
PLL Phase Locked Loop
PN Phase-Noise
OSR Over Sampling Ratio
OBG Out of Band Gain
OpAmp Operational Amplifier
ELD Excess Loop Delay
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1. INTRODUCTION: THE IMPORTANCE OF RESEARCH
In this chapter we discuss the motivation for high resolution, low power ADCs,
research contribution and dissertation organization.
1.1 Motivation for high resolution, low power ADC
With the tremendous developments on wireless communications, different wireless
services and standards are proposed each year, such as GSM, CDMA, UMTS and
most recently 4G and 5G. Wireless communication is rapidly advancing and new
wireless applications emerges. More recent application is Internet of Things(IoT),
which combines all the wireless standards. Each standards has special signal power,
signal bandwidth, signal frequency and coding methods, so the required hardware for
each one should be unique and challenging. As a result, integrating different wireless
in a single chip and to make them work efficiently for different standards is challenging
trend in semiconductor industry. The software-defined radio receiver architecture is
a potential candidate to realize the multi-standard receiver. With no DC offset and
the relaxed image problem, this architecture eases the front-end circuit specifications.
However, the requirements of large bandwidth ( 10MHz for video communication),
high operational performance and trend to move ADC as close to antenna as possible
make the ADC design a challenging problem in today’s technology. And among many
ADCs CT-Σ∆ is more suitable due to their oversampling, dynamic range, power
consumption and trading speed for resolution.
1.2 Research contribution, technical challenges associated with ADC
In this work the problem of designing low power, high resolution CT-Σ∆ ADCs
has been addressed. The solution to some of the non-idealities including ELD and jit-
1
ter is investigated. Two CT-Σ∆ modulators are proposed, implemented and tested in
this thesis. Quantization noise reduction technique is proposed and several common
issues of the modulator are presented and they resolved by use of the new proposed
modulators.
1.3 Dissertation organization
The dissertation is organized as follows: Chapter 2 briefly describes the difference
between Nyquist and oversampling ADC, and fundamental of CT-Σ∆M, and non-
idealities associated with that. Chapter 3 propose a CT-Σ∆M to solve problem of
ELD, and noise calibration. Chapter 4 presents the proposed modulator to reduce
the effect of clock jitter in CT-Σ∆ ADC. Chapter 5 concludes the thesis and discusses
the future work.
2
2. OVERSAMPLING ADC
Among different kinds of ADC, CT-Σ∆M is getting popularity due to its inherent
properties. In this section we review oversampling ADCs and specially CT-Σ∆M.
Also, we discuss the common non-idealities associated with it, and we review the
literature about solving the non-idealities issues in CTΣ∆M.
2.1 Nyquist rate ADC vs oversampling ADC
According to sampling theory in order to avoid aliasing, sampling frequency (fs)
should be at least twice signal bandwidth (fBW ): fs > 2fBW . In Nyquist ADCs
which the spectrum is shown in Fig 2.1(a) fBW is as close to 0.5fs as possible.
Assuming quantization noise as white noise, the total quantization noise power and
spectral density of quantization noise are [52]:
σ2e =
∫ ∞
−∞
e2pdfede =
∆2
12
, Se(ω) =
∆2
12
.
1
fs
(2.1)
where ∆ is quantization step (FS
2N
),
If the sampling frequency of ADC is much larger than band-width (fs  2fBW ),
the ADC becomes oversampling ADC. One of the benefit of oversampling ADC is that
the anti-alias filter implementation becomes easier as its transient band increase (Fig.
2.1(b)). Moreover, as total quantization noise power is constant and independent
from sampling frequency, by increasing sampling frequency the spectral density of
quantization noise decrease, and as a result in-band quantization noise reduces. So,
by using a low-pass filter after ADC which is called decimation filter, the out of band
quantization noise will be filtered out. In other words it trades precision for speed.
3
(a)
(b)
Figure 2.1: Bandwidth requirment [2] (a) Nyquist ADC , (b) Oversampling ADC
The integrated inband quantization noise for oversampling ADC is [52]:
IBNOSR =
1
fs
∫ fBW
−fBW
σ2edf =
∆2
12
2fBW
fs
=
∆2
12
1
OSR
(2.2)
The block diagram of a oversampled ADC is shown in Fig 2.2. It consist of a low-pass
anti-alias filter to prevent sampled signal from aliasing to in-band, a modulator which
convert analog signal to digital, and a decimator to downsample the high frequency
output to lower frequency outputs and finally a digital low pass filter is needed to
remove high frequency noise and preserve input signal.
An oversampling converter uses a noise-shaping modulator to reduce the in-band
quantization noise to achieve higher degree of resolution. Noise-shaping modulator
(Σ∆ modulator) introduce a feedback path to further increase the accuracy. The
general form of discrete time (DT) and continuous time (CT) modulator are shown
4
Figure 2.2: Block diagram of a oversampled ADC
in Fig. 2.3. The Signal Transfer Function (STF) and Noise Transfer Function (NTF)
euqation for the general system is shown in Eq. 2.3:
STF =
Dout
Vin
=
LF
1 + LF
NTF =
Dout
EQ
=
1
1 + LF
(2.3)
If LF is chosen to be large in band, the STF will be very close to 1 and NTF will be
very small in band, so the modualator will pass signal and rejects the quantization
noise. The integrated inband quantization noise in presence of Lth order noise shaping
(NTF (z) = |1− z−1|L) can be computed as follows:
IBNOSR,L =
1
fs
∫ fBW
−fBW
NTF 2σ2edf =
∆2
12
pi2L
(2L+ 1)OSR2L+1
(2.4)
here we assumed that fs  fBW , so |1− z−1|2 = (2sinΩ/2)2 ≈ Ω2 = (2piffs )2. So, the
maximum SNR assuming input as a sine wave with amplitude of FS/2 will be:
SQNRMax(dB) = 6.02N + 1.76 + 10(2L+ 1) logOSR− 10 log pi
2L
2L+ 1
(2.5)
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Dout
-
LF(s)
EQ
DAC 
+
Vin
fs
STF NTF
BW BW
0dB0dB
Dout
-
LF(z)
EQ
DAC 
+
Vin
fs
Figure 2.3: DT and CT modulator and general STF and NTF
2.2 Discrete time vs continuous time Σ∆ modulator
Based on place of sampling the modulator can be discrete-time or continuous
time. If sampling takes place at input, it results DT modulator and if it takes place
after filter and before quantizer it makes CT modulator.
In order to determine the equivalence, in Fig. 2.3 the loop around quantizer
is opened and inputs are zeroed, which is shown in Fig. 2.4. A continuous-time
modulator would produce the same output bits as the discrete-time modulator if the
outputs were equal at the sampling instants, meaning that u[n] = u(t)|t−nts . This
would be satisfied if the following condition were satisfied:
LF (z) = Z{L−1[DAC(s).LF (s)]t=nT} (2.6)
where DAC(s) is the transfer function of the DAC, it can be rectangular, triangular,
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t=nts
Dout[n]
DAC LF(s)
DAC LF(z)
Dout[n]
u[n]
u[n]
Figure 2.4: DT and CT equivalence
quadratic, sine function [52]. In this thesis we used rectangular DAC shape, so we
ignore the analysis of the other functions. We assume rectangular pulse of DAC to
have magnitude of 1 that lasts from a to b:
DAC(t) =

1 a < t < b, 0 < a < b
0 otherwise
(2.7)
and the s-domain equivalent of DAC response is:
DAC(s) =
e−as − e−bs
s
(2.8)
For a = 0, b = ts, this becomes a None-Return-Zero (NRZ) DAC pulse. A Return
Zero (RZ) DAC pulse would exist if a = 0, b = 0.5ts. Eq. 2.6 allows the transforma-
tion between continuous-time and discrete-time filters, and thus allows an analysis of
the effects of non-ideal DAC output pulses to be performed on discrete-time equiv-
alents of continuous-time filters. To find an equivalent DT-Σ∆ modulator for a
CT-Σ∆ modulator (and vice versa), a time-domain DT-CT transformation method
has to be used. The impulse invariant transformation (IIT) is one such method.
To actually perform the transformation, the DAC feedback pulse shape has to be
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Table 2.1: Continuous time Sigma-Delta modulator advantages vs disadvantages
CT Advantages CT disadvantages
CT-Σ∆ modulators remove (or relax the
requirement) the need for an anti-aliasing
filter
CT filters are much more difficult
to design and simulate since DT
filters are simply made up of delays
and gain stages in various loops.
The CT operation of the loop filter relaxes
the requirements on the GBW of amplifiers
and hence allows the operation at higher
speeds or lower power consumption
CT-Σ∆ modulators exhibit several
non-idealities such as clock jitter
and excess loop delay
The requirements on the sample-and-hold
(S/H) circuitry are relaxed because the
sampling is performed after the loop filter
used in Eq. 2.6. There are several references that computed the transformation for
different DAC pulse shapes. The use of continuous-time filters provides some im-
provements over discrete-time filters, while they suffer from some issues. Continuous
time advantages and disadvantages are listed in Table 2.1.
2.3 CT-Σ∆ non-ideality
Beside the advantages of CT-Σ∆, it suffers from some of the non-idealities, in
this section we focus on Excess Loop Delay (ELD), clock jitter and effect of OOB
blocker.
2.3.1 Excess loop delay
Excess loop delay is a constant delay td = τdTs, between the sampling clock
edge and the change in output of DAC which is shown in Fig. 2.5 . The sources
of ELD include switching time of DAC’s output respect to clock edge and input,
also the delay between quantizer clocking edge and subsequent latch (which used
intentionally to have all the data at output of quantizer at the same time) [52]. τd
is dependent on the switching speed of the transistors ft, the quantizer clock fs, the
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number of transistors in the feedback path as well as the loading on each transistor.
DoutLF(z)
EQ
+Vin fs
Dout
- LF(s)
DAC 
+Vin
CkADC ADC
CkDAC
CkDAC
CkADC
t
Tstd
Figure 2.5: ELD in CT-Σ∆ modulator
If the maximum switching frequency of transistor is comparable with sampling
frequency, ELD’s effect on performance is severe. This is becoming more possible
nowadays, as desired speed of Σ∆ increases and it becomes comparable with transis-
tors’ maximum switching frequency [13]. In Non-Return-Zero (NRZ) and high speed
Return-Zero (RZ) DACs, excess loop delay shifts the DAC’s pulse and it is extended
to next sampling instant, so it increases the modulator’s order and moves the poles
of NTF toward unit cycle and exceed the stability boundary for certain excess delay.
This issue is becoming more relevant nowadays, as the switching frequency increases
to accommodate wider standards such as LTE with aggregated channels.
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2.3.2 Clock jitter effect in CT-Σ∆
The CT-Σ∆ modulator is getting more attention in high speed power efficient
receivers due to compatibility with CMOS technology and its inherent properties
[22], [3]. However, the CT-Σ∆M is sensitive to clock jitter, and the problem becomes
critical by increasing the sampling rate of ADC as high frequency low phase noise
Phase Locked Loop (PLL) becomes more challenging to design [10]. Clock jitter is
a common problem associated with the uncertainty in the timing of the clock edges
caused by the finite phase noise (PN) in the generated clock waveform [61]. The
clock signal driving sampling switches suffers from unavoidable clock jitter due to
the noise components that accompany the frequency synthesizer. Fig. 2.6 shows
the phase noise density in a typical oscillator. In the time-domain, the integrated
effect of these noise components convolve with out-of-band noise and high frequency
blockers, so folding back part of that information to baseband.
(a)
Dout(n-1)
Dout(n)
ΔT(t)
(b)
Figure 2.6: (a) Clock phase noise [28], (b) effect of jitter in DAC signal, and the
error due to jitter
In data converters, the problem of clock-jitter is a very critical issue and can
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significantly deteriorate the achievable SNR. The effect of clock jitter in CT-Σ∆
is divided in two parts, the jitter in forward path and feedback path. The jitter
effect in forward path (aperture jitter embedded in the sample and hold) is strongly
suppressed by loop filter, similarly to the noise shaping, so it has very little effect
in system performance. But, clock jitter in feedback path introduce some error that
deteriorates the ADC performance. As main focus of this dissertation is CT-Σ∆
modulators with NRZ rectangular shape DACs, so the jitter analysis of other types
DACs are excluded.
Non-return-to-zero DACs are known to be highly sensitive to excess loop delay
and also they cause even-order nonlinearities due to mismatch between rise and fall
times, in contrast to RZ DAC waveforms. However, they are commonly used in
CT modulators due to their simple implementation, relaxed SR requirement on the
integrating amplifiers, and lower sensitivity to clock-jitter compared to RZ DACs [61].
Fig. 2.6(b) illustrates the effect of clock jitter in DAC, which can be approximated
as [58]:
Jerror(n) = (Dout(n)−Dout(n− 1))∆T (t)
T
(2.9)
where ∆T is the time uncertainty because of jitter in DAC’s clock. So, the frequency
domain equivalent of Eq. 2.9 will be as:
Jerror(ω) = [(1− z−1)Dout(ω)]⊗ Jn(ω) (2.10)
where the symbol ⊗ means the convolution of the functions. The clock jitter free
Σ∆ feedback signal carries digital data (Dout(ω)), which includes the in-band desired
signal (Vin(ω)), the high-pass shaped quantization noise coming from the quantizer
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(EQ(ω)), and the remaining out-of-band thermal noise and blocker signal represented
by (VB(ω)) leading to:
Dout(ω) = (Vin(ω) + VB(ω)).STFc(ω) + EQ(ω).NTFc(ω) (2.11)
where, STFc(ω) is the signal transfer function, and NTFc(ω) is the noise transfer
function. So, the jitter-induced error signal can be computed as:
Jerror(ω) = (1− z−1) [(Vin(ω) + VB(ω)).STFc(ω) + EQ(ω).NTFc(ω)]⊗ Jn(ω)
(2.12)
The in-band signal is shaped by 1 − z−1 and only the low-frequency in-band clock
phase noise convolves with it and fall in-band, so its effect usually is not critical.
The error due to out-of-band quantization noise and blockers increases at higher
frequencies where the errors convolves with wide-band clock phase noise, and the
result of the convolution falls over the desired band and increases the in-band noise
level, as illustrated in Fig. 2.7. The SNR degradation due to jitter is well studied
ω 
ωs
Clock 
PN
Proposed NTF
Clock 
Phase 
Noise
f
ωsamp
×
ω 
Power
Shaped 
Quantization 
Noise
Blocker
ωbw ωs
Clock 
Phase 
Noise
ωs/2
Figure 2.7: PN and quantization noise modulation in DAC
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in [11, 12], and the in-band jitter induced noise power is equal to [11]:
σ2ej,NRZ = 4OSR.BW
2.σ2jitter.{
pi2
2
(
A
fs
2fin
)2 +
V 2FSσ
2
H
3(N − 1)2} (2.13)
where σ2H =
1
2pi
∫ pi
−pi |NTF (ejω)(1−e−jω)|2dω is RMS value of high pass filtered NTF.
So, the SNR will have two parts, one associated with first part of inband jitter induced
due to input signal and second part due to noise shaping behavior of CT-Σ∆M:
SNRsignal =
OSR
4pi2f 2inσ
2
jitter
(2.14a)
SNRNTF =
3(A/VFS)
2(M − 1)2
8OSR.BW 2σ2jitterσ
2
H
(2.14b)
According to the Eq. 2.14, if the first term is dominant, SNR can be improved
by increasing the OSR, for a given modulator and clock source. But, if the out of
band gain of NTF is high, the jitter due to noise shaping behavior of Σ∆M will
be dominant, and for improving SNR one can increase the quantizer levels; also
σH (the RMS value of the transfer function NTF (z)(1− z−1)) can be decreased by
reducing the aggressiveness of the noise shaping or optimizing the shape of NTF. So,
although increasing the out-of-band gain (OBG) of NTF results in a lower in-band
quantization noise, but it results in large jitter. Also, it is interesting that the second
term of SNR is inversely proportional to the oversampling ratio. So, if we want to
optimize the total jitter-induced noise power by changing the OSR, it is necessary
to know first which part of the noise power is dominant.
So, the most critical clock-jitter errors in a CT-Σ∆ modulator are those generated
at the feedback path through the outermost DAC [61], and the challenge is to decrease
the jitter error due to out-of-band quantization noise and high frequency blockers
without demanding very low phase noise clock generator.
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2.3.3 Out-Of-Band blocker effect in CT-Σ∆
Moving analog to digital converter toward antenna makes the ADC more complex,
and the ADC should be more robust to unwanted signals. Without filtering in
receiver front-end, unwanted signals (particularly adjacent channel and alternate
channel) propagate through the receiver chain without adequate suppression and
hence show up at the ADC input. Moreover, strong out-of-band (OOB) blockers
can saturate/overload the ADC building-blocks, degrade the quality of the analog to
digital conversion (e.g., due to distortion, insufficient anti-aliasing, and folding OOB
noise back over the desired band), and degrade the ADC dynamic-range (DR) [60].
The strength of OOB blocker suppression at a given blocker frequency varies
according to the magnitude of STF. Owing to the higher OOB attenuation offered
by feedback structure of CT-Σ∆ modulators, large OOB blocking power appearing
at the quantizer input can be adequately suppressed and become comparable to the
maximum input of the desired channel or even much weaker when they appear at
the output of the modulator.
The OOB blocker’s most significant effect is on first integrator’s output. If slew-
ing happens at the integrator output, the combined waveform including the desired
in-band signal and the OOB blockers will experience hard nonlinearity due to nonlin-
ear settling. This will give rise to substantial distortion at the modulator output as
well as dramatic increase in the noise floor due to noise. The problem of increased SR
requirements caused by OOB blockers is relaxed in later integrators as later stages
are shaped by previous ones, also the OOB signals are attenuated as they propagate
in the loop filter chain [60].
As shown in Eq. 2.12, the effect of blocker in jitter induced noise is notable. As-
suming the modulator output and the clock-jitter are statistically independent of
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each other and the clock-jitter is a stationary white process, the integrated in-band
jitter-induced noise power (IBJN) due to the blocker xBlocker(t) = AB.cos(ωBt) in
CT-Σ∆ with NRZ DAC is given by [60]:
σ2ej,Blocker = 8.OSR.BW
2.σ2j,rms.A
2
B.|STF (jωB)|2.sin2(ωB.
Ts
2
) (2.15)
The blocker induced IBJN depends on the power of the blocker component in the
feedback signal, determined by the product A2BLK .|STF (jωB)|2 . The dependence
of the blocker induced IBJN on the blocker frequency is twofold. First, for a given
blocker level at the modulator input, the amplitude of the blocker component in
the feedback depends on the value of the STF magnitude response at the blocker
frequency , |STF (jωB)| . Second, the term sin2(ωBLK .Ts
2
) depends on the frequency
of the blocker tone, ωBLK .
2.4 Literature review for CT-Σ∆ issues
2.4.1 State of the art solutions for low noise, low power CT-Σ∆ ADC
The theoretical Signal-to-Quantization Noise Ratio (SQNR) of the L-th order
modulator, with an N-bit quantizer and oversampling ratio of OSR is shown in Eq.
2.5. In order to increase the SQNR, we can increase the order of the modulator (L),
but higher order modulators are more difficult to stabilize, so usually the order of
the system is limited to five. The Out of Band Gain (OBG) of higher order filter is
significant and it causes instability because of overloading quantizer.
By increasing the OSR, the SQNR improves, and it relaxes the front-end filter.
Designing a filter with relaxed transient band is more power and area efficient. How-
ever, if the Band-Width (BW) is kept constant, the maximum frequency is usually
limited by technology, and operation in higher speeds leads to high power dissipation.
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Moreover, designing the decimation filter with high frequency causes some challenges
in digital circuit design.
The other parameter to increase the SQNR is quantizer resolution (N). By in-
creasing N, the quantization noise decreases and therefore, the SQNR will increase.
However, the power and area of the quantizer are proportional to the number of bits
and higher number of bits in the quantizer requires more stringent requirements on
the DAC elements in the feedback path. A flash ADC is a popular candidate for
CT-Σ∆ due to its small delay but it is not suitable for high resolution quantizer
because power and area increase 4 times by increasing each bit of the quantizer.
A higher value for OBG tends to push more of the quantization noise from signal
band to higher frequencies, but on the other hand it causes the system to be sensitive
to clock jitter and become unstable due to the reduction in the maximum stable
amplitude. Lee’s rule states that OBG < 2 should yield a stable modulator with a
binary quantizer [62].
Another way to improve CT-Σ∆ modulator’s performance in terms of quantiza-
tion noise is using cascaded or MASH structure [42], [64]. The original idea of noise
canceling technique using cascaded structures was proposed in [43] by using one bit
quantizer in loop. A 2-stage MASH is shown in Fig. 2.8. In a cascaded converter,
the quantization errors in each stage are processed in the following stage and output
of the stages are digitally processed to cancel the quantization errors of all stages
except the last one as shown in Eq. 2.16:
V 1 = STF1.X +NTF1.E1 (2.16a)
V 2 = STF2.E1 +NTF2.E2 (2.16b)
Y = V 1.H1− V 2.H2 (2.16c)
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Y = X.STF1.H1 + E1(NTF1.H1− STF2.H2) + E2.NTF2.H2 (2.16d)
As shown in Eq. 2.17, if NTF1.H1 = STF2.H2, the quantization noise of first stage
is canceled and the output will have just the quantization noise of second stage (E2).
So, without degrading the modulator stability the quantization noise is decreased.
NTF1.H1 = STF2.H2 =⇒ Y = X.STF1.H1 + E2.NTF2.H2 (2.17)
However, the matching of digital filter with analog loop filter is essential for geting
the best performance of ADC without leakage of quantization errors of previous
stages. Moreover, MASH structure usually needs extra loops which needs extra
filter, quantizer and DACs.Vin
ΣΔ1 H1 +V1
ΣΔ2 H2 +V2
X Y
-
E1
Figure 2.8: 2-stage MASH
For example [7] proposes a cascaded CT-Σ∆ modulator, in which 5-bit flash ADC
is cascaded with a four stage 12-bit pipeleine ADC to reduce the in-band quantization
noise. The flash ADC is in feedback loop with low resolution and the pipeline ADC
is out of the loop so its latency does not affect the whole stability.
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2.4.2 State of the art solutions for ELD compensation in CT-Σ∆ ADC
In literature, there are several ways to compensate excess loop delay [39]. In
presence of ELD, for the case of RZ DAC, the DT-CT scaling factors are modified
to match the original z-domain transfer function. For NRZ DAC which the pulse
exceeds the sampling instant, some different way is proposed to compensate the
ELD. [13] introduces one extra auxiliary Half-delay Return-Zero DAC (HRZ) which
is delayed to next clock cycle the same as feedback pulse of main DAC, so the
output is half delayed RZ DAC (also it can be fed-back to any integrator), and new
scaling coefficient can be calculated by matching the converted DT transfer function
with original ideal one. The simplest and classical ELD compensation technique
is the insertion of an additional feedback path around quantizer [4], [39], which
is shown in Fig. 2.9. This method is becoming the most popular way to make
Figure 2.9: Insertion of an additional feedback path around quantizer to compensate
ELD [39]
the modulator to be tolerant to one period of ELD. However, the method needs
one more DAC and also power hungry summing amplifier. By adding extra path
around quantizer (specially in presence of high integrator gain variation), the [13]
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shows that even the robustness of the modulator improves, and the feasibly measure
of robustness is proposed as a filter gain margin in [81]. According to [52], the
tolerable loop delay decreases with higher amplitude and NRZ feedback, so higher
order modulators are more sensitive to excess loop delay and they are more prone
to instability (because of increasing the order of modulator by one). [54] proposed
ELD compensating by adding esτ after filter, they assume that input is piecewise
constant and just considering output as a sampled data, equations e
sτ
s
, e
sτ
s2
and ...
are approximated with their expanded and truncated values, so the coefficients are
scaled based on new parameters. [23] proposes ELD compensation using a predictive
comparator. In this method they change the input reference voltage of comparator
based on derivative of loop filter output, so they force the comparator output to
have an early decision (with adaptive control, based on the sign-LMS algorithm).
Almost similar method is used by [85], they proposed switching matrix with simple
control logic for ELD compensation. This technique avoids the use of a power-
hungry signal adder and the extra feedback, based on output sign the reference
voltage of quantizer will be changed. Moreover, a digital ELD compensation method
is proposed by [25], which is similar to classical compensation but the auxilary path
is shifted after quantizer. In this method, the analog summing amplifier and the
additional DAC are replaced by a register and digital adders (Fig. 2.10). However
this method requires to increase the DAC resolution in order to fully restore the
performance. Also, the STF will have large peaking due to non-touching path in the
loop. ELD compensation using a PI-Element is proposed by [71] and used in [35].
It combines two inner loops of the classical compensation to one single proportional-
integrating element (PI-element). A resistor in series with a capacitor can be used
as a feedback element in last Operational Amplifier (OpAmp). In this technique,
the STF will be affected because the feedback path is removed and added as a
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Figure 2.10: Insertion of auxiliary digital path after quantizer [39]
feedforward path. Another compensation is analog compensation which is proposed
by [66, 67, 80]. In this method the compensation loop is placed around sample and
hold by bypassing the Flash ADC. Using this technique, ELD of more than one clock
cycle can be compensated with a small loss in resolution. Basically this technique add
feedback loop around sample and hold instead of whole quantizer. This technique
requires one extra DAC and summing amplifier and also changes the STF.
Another method which is proposed by [47] and [74] is using digital differentiation,
which is shown in Fig. 2.11.
In this method the ELD compensation path moved from the output of the last
integrator to its input. In return, the DAC output signal must be differentiated
before being integrated. In this method if ELD is larger than sampling period it
can not be compensated with simple proportional gain. This technique avoid the
summing amplifier at the expense of one register (since DAC2 and DAC3 may be
combined to one single DAC whose current is scaled) and maybe one extra DAC.
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Figure 2.11: Using digital differentiation to compensate ELD [47]
2.4.3 State of the art solutions for clock jitter problem in CT-Σ∆ ADC
In literature, some techniques are proposed to degrade the jitter effect in CT-
∆Σ. Non-Return-to-Zero(NRZ) DAC waveforms are known to be robust to jitter
effect in comparison with RZ DAC, due to one transition in each cycle. In RZ-
DAC, uncertainty in clock timing affects the rising and falling transition of clock
signal [14], so it is more sensitive to jitter error. [51] claimed to have improvement
of 14dB for NRZ DAC. Some papers are using Finite Impulse Response DAC (FIR-
DAC) feedback to reduce the sensitivity of CT-∆Σ to jitter [19, 44, 51, 56, 63] which
is shown in Fig. 2.12. They propose to generate multilevel DAC signal while using
1Bit quantizer. DAC response extends over multiple clock cycles, so the clock jitter
effect is averaged [9]. [56] claimed to reduce the noise floor due to clock jitter by
18dB using FIR filter. However, the FIR filter introduces excess loop delay, and
the loop will need an extra path to compensate the FIR filter delay and make the
system stable which will increase both power and area. [63] has proposed a method
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Figure 2.12: Using FIR-DAC to reduce sensitivity to jitter [63]
to compensate the delay introduced by FIR DAC and [16] suggests CT-∆Σ with
PWM and a FIR-DAC in the feedback path. The idea is to convert the output of
multi-bit quantizer to a single bit PWM signal, then the PWM signal is fed back to
input through FIR filter.
Some other techniques are proposed to elaborate on the shape of the DAC sig-
nal to decrease the effect of jitter which are shown in Fig. 2.13. Ortmanns, et
al [53] propose using SCR (Switched-Capacitor-Resistor) feedback which is used in
DT modulators. Instead of having the traditional rectangular signal as a feedback, an
exponentially decreasing feedback is generated. Hence, at time of the clock transition,
almost all charge has been transferred to the integrator outputs and clock jitter causes
little error. The more recent works on SC feedback are done by [18] and [50]. [18]
propose Dual-Switched-Capacitor-Resistor(DSCR) to improve jitter performance of
CT-∆Σ. The idea of DSCR is to divide the exponential feedback pulse into several
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Figure 2.13: Different DAC shapes to reduce clock jitter effect [9]
identical unit pulses in order to alleviate the slew-rate requirement of OpAmp. In
SCR and DSCR methods the first integrator needs high slew-rate and high GBW
which will increase the power drastically. Some other pulse shaping techniques are
SSI (Switched-Shaped-Current) [83], and sin-shaped DAC feedback [45], [41]. In SSI
technique instead of generating an exponentially decreasing feedback waveform over
the whole clock period as in SC or SCR feedback, a rectangular pulse is used in
most of the clock period, and then feedback is exponentially decreased in the rest
of the clock period. In order to generate such signal the method is benefited from
the behavior of transistor in saturation and triode region. However, synthesis of a
modulator with pulse shaped techniques are complicated. In sin-shaped DAC feed-
back, clock transition takes place when the sin-shaped feedback is at its minimum
slope, so it will reduce charge error. The circuit complexity and thermal noise over-
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head of some of these techniques prevent their adoption in high-resolution low-cost
applications. [9] and [33] propose clock control methods to decrease jitter effect in
Switched Current DACs. The idea is to generate delayed version of RZ rectangular
DAC feedback. In this technique, RZ time period and active DAC feedback time is
fixed by delay elements, but the problem is that the delay elements are PVT variant.
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3. GRADIENT DESCENT BASED CALIBRATION FOR MASH 3-0
SIGMA-DELTA MODULATOR
3.1 Introduction
The Analog-to-Digital Converter (ADC) is an essential building block in most
consumer electronics products. Oversampling ADCs trade digital signal processing
and clock frequency for relaxed analog circuits, and among many data converters,
CT-Σ∆ ADC is one of the most suitable candidates for high-speed, high-resolution
and low power applications. Recently, the applications of CT-Σ∆ are continuously
growing and covering areas such as wireless front-end [36], [20], imaging [27] and
advanced Long Term Evolution (LTE) standards [22], [3]. Although CT-Σ∆ is well
known for achieving higher resolution in comparison with other ADC architectures,
still there are many challenges to improve its performance.
Increasing the Signal-to-Quantization Noise Ratio (SQNR) of the modulator al-
ways has been a challenging issue. Increasing order of the modulator, oversampling
ratio, and the quantizer/DAC resolution are well known approaches to improve the
SQNR. But increasing those parameters contradict with some system performances
such as loop stability, bandwidth, power consumption and silicon area. Another
way to improve SQNR in CT-Σ∆ modulator is cascaded or Multi-stage Noise SHap-
ing (MASH) structure [42, 43, 64]. A major issue in a cascaded converter is main-
taining good matching between digital compensating transfer function and process-
temperature-voltage (PVT) sensitive analog loop filter.
As explained before, another challenge in CT-Σ∆ is loop sensitivity to Excess
Loop Delay (ELD) [1, 52, 54, 66, 67, 80]. This issue is becoming more relevant nowa-
days, as the switching frequency increases to accommodate wider standards such as
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LTE with aggregated channels. The classical ELD compensation technique is the
insertion of an additional feedback path around quantizer that dominates loop per-
formance at high frequency as well as system stability [4], [39]. However, the method
needs an additional DAC and a power hungry summing amplifier that must be func-
tional at clock rate. Another method uses digital differentiation after DAC [47], [74].
This technique avoids the use of an extra summing amplifier at the expense of one
extra DAC that stresses the operational amplifier and can introduce extra delay that
jeopardizes loop stability [74].
A key contribution of this chapter is the use of a modulator with an embedded
7-bit quantizer. The 3 most significant bits (MSB) of quantizer are used in feedback
loop so it relaxes the main DAC linearity requirement and it saves power and area [6].
On the other hand, all 7-bits are used to mimic the operation of a MASH Σ∆
modulator, so theoretically the over all quantization noise level will be competitive
with a CT-Σ∆ with 7 bit quantizer. The adaptive Gradient Decent (GD) method
is used to extract the analog loop gain transfer function of cascaded CT-Σ∆ and
improve the modulator performance. The proposed method adaptively adjusts the
digital FIR filter coefficients to decrease the rms of the quantization noise at output
of the cascaded modulator. The feasibility of these techniques are experimentally
verified in a prototype achieving SNDR of 51dB before calibration and SNDR of
60dB after the proposed calibration scheme is employed.
The ELD compensation is implemented through a current based differentiator
which is applied after fast DAC and does not need any extra DAC nor a dedicated
summing amplifier. The use of analog differentiator makes the circuit more tolerant
to ELD, so it does not significantly affect loop stability. Further, in order to decrease
power consumption, a linear class AB amplifier is used which can handle large current
to improve fast path slew rate.
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This chapter is organized as follows. Section 3.2 describes the system level archi-
tecture of the modulator. The circuit implementation of different blocks are presented
in Section 4.3. Section 3.4 demonstrates the Gradient Descent based post-processing
methods, and Section 3.5 shows modulator realization and measurement results. Fi-
nally, Section 4.5 concludes the chapter and compare the chip prototype with the
state of the art designs.
3.2 System Architecture
3.2.1 Transfer function and stability
The proposed CT-Σ∆ modulator architecture is shown in Fig. 3.1, and its spec-
ification and expected performance from system level design are given in Table 3.1
.
The prototype was designed with limited performance (on purpose) to make the
quantization the dominant source of noise. The modulator comprises a 7-bit internal
quantizer, which only 3 bits are in Σ∆ loop, operating at 300 MHz, and a third-order
single-loop filter. Peak gain of noise transfer function is set to 5.3 dB. The third-
order loop filter is realized as an active-RC topology due to its high linearity and
large signal swing. Quantizer and DAC’s excess loop delays are compensated using
Table 3.1: System level specification
Design Parameters Specification
Sampling Frequency 300 MHz
OSR 10
Main feedback DAC 3-Bit
CT-Σ∆ loop order 3
Expected SQNR of 3-bit (-2 dBFS) 51 dB
Expected Signal to thermal noise of 3-bit (-2 dBFS) 75 dB
Expected SNDR after cancellation (-2 dBFS) 70 dB
Expected total power consumption 8.5 mW
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fast path compressed by analog differentiator. The summing amplifier is combined
with loop filter’s last stage to decrease the number of amplifiers and save power, so
the last integrator is used to add low-pass and band-pass outputs while completing
the loop doing integration for the fast path.
The filter coefficients are chosen based on thermal noise, filter’s node saturation
(specially band pass output [26]) and feedback factor of summing amplifier. In order
to increase SNR, the input resistor (Rin) and input full scale voltage (VFS) are scaled
up by 2; the passive component’s values are given in Table 3.2. Input referred noise
of filter is computed as shown in Eq.4.6:
V 2n,in,total = [I
2
n,DACR
2
in + V
2
n,Rin
+ (
1
AlpQ
)2V 2n,RQ + (
1
Alp
)2V 2n,RF + (
1
AlpQ
+ τ1s)
2V 2n,RL
+ (1 +
1
AlpQ
+ τ1s)
2V 2n,Gm1 + (
1
HLP
+
1
Alp
(
1
Q
− 1)τ1s)2V 2n,Gm2 ]BW (3.1)
where, Vn,X and In,X , are rms noise voltage and current of component X, respectively.
HLP is transfer function from input to low-pass output of filter. Alp = RF/0.5Rin,
Q = RQ/RF , and τ1 = RinC1 are low-pass gain and quality factor of biquad filter and
time constant of first integrator, respectively. The noise current of DAC is approx-
imately equal to I2n,DAC ' 4KTγ(gmcs + gmb) × 2, where gmcs is transconductance
of all DAC current sources, and gmb is transconductance of bias currents of DAC.
At low frequencies dominant noise sources are due to Rin, Gm1 and main path DAC,
In,DAC , which the rms noise contribution of them are about 4 nV/rHz, 6.5 nV/rHz,
and 6.3 nV/rHz respectively, so the noise is dominated by quantization noise. As
the noise contribution of other components are reduced due to the voltage gain of
previous stages, their contribution are minimum.
In order to compensate for process variations, capacitor bank is used which covers
±18% with 3-bit programmability, so the RC time constant variations are minimized.
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Table 3.2: Passive element values
RIN RQ RF RL Rlp Rt C1 C2 Cf
1KΩ 5.4KΩ 1.8KΩ 1.8KΩ 41.5KΩ 1MΩ 5.6pF 5.6pF 0.2pF
C2 VBP
Cbp
Clp
DACf
DACm
RQ RF
3b
ΔDACfΔtCt
Vtest
Rt
+
+
+
+
C2
RQ RF
RLRIN C1
C1
C2
VLPVin VBP + +
VBP
VBP
Cf
Cf
Cbp
Cbp
Clp
Clp
Rlp
Rlp
Vout
DACf
DACm
RIN RL
RQ RF
3b
Dout
ΔDACfΔt
4C
16C
2C
C
SW3
SW2
SW1
Rt
Rt
Gm1 Gm2 Gm3
Figure 3.1: Proposed continuous-time Sigma-Delta modulator
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3.2.2 Quantization noise reduction technique using a high resolution quantizer
Fig. 3.2 shows the proposed technique for reducing the quantization noise. The
ƩƩ LF(s)
kf
-
Vo7
Vo3
Vin
LG(z)
Ʃ
Vout
+
+
7-bits
3-bitskm
-
Fs
Eq3
Eq7
Z
-1
1+LG(z)
1
Normalized 
Output
Figure 3.2: Block diagram of the proposed noise reduction technique
output of the 3-MSB of quantizer is fed-back into the loop and the whole 7-bit digital
output is used for noise reduction. The 3 most significant bits (Vo3) are filtered by
the digital filter (LG(z)) which is ideally equal to the analog loop gain (LG(s)), and
then the result is combined with the output of 7-bit quantizer (Vo7). Ignoring the
effect of the sample and hold circuit at the input of the quantizers, conventional
analysis shows that:
Vo3 =
LF (s)
1 + LG(s)
(Vin + Vth) +
1
1 + LG(s)
Eq3 (3.2)
Vo7 =
LF (s)
1 + LG(s)
(Vin + Vth)− LG(s)
1 + LG(s)
Eq3 + Eq7 (3.3)
Vout =
1 + LG(z)
1 + LG(s)
LF (s).(Vin + Vth) +
LG(z)− LG(s)
1 + LG(s)
Eq3 + Eq7 (3.4)
In this equation, LF (s) is the loop filter’s transfer function, and Vth is thermal
noise. According to Eq. 3.4 if digital gain, LG(z), matches with analog loop gain,
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LG(s) within the desired bandwidth, the quantization noise of 3-bit loop quantizer is
canceled, and just the quantization noise of the 7-bit quantizer will affect the output
signal, which is much smaller than the quantization noise of 3 bit quantizer; the final
result is shown in Eq. 3.5.
Vout = LF (s)(Vin + Vth) + Eq7 (3.5)
And, normalizing the Eq. 3.5 to loop gain (1 + LG(s)), The output will be as:
Vout|normal = STF (s).(Vin + Vth) +NTF (s).Eq7 (3.6)
Ideally, improvement due to quantization noise cancellation technique is equal to
difference between feedback (3-bit) and whole resolution of quantizer (7-bit). A
common issue in cascaded Σ∆ converter architectures is that inband LG(s) must
accurately match with LG(z) in order to reduce quantizer noise of the low resolution
in-loop quantizer. Errors in the analog circuitry cause the actual LG(s) of the
modulator to deviate from the desired transfer function and then limits the benefits
of MASH approach, causing leakage of Eq3 into the combined output of the cascaded
modulator. In this thesis we used Gradient Decent method to match the digital loop
gain with analog counterpart.
3.3 Circuit implementation
3.3.1 Linear class AB amplifier
One of the challenges in Σ∆-ADC design is to make it power efficient. In liter-
ature, several methods are proposed to decrease the power consumption of the loop
filter [84], [82]. Folded-cascode and multi-stage amplification techniques are the most
popular ones for low voltage design. However, in a CT-Σ∆ loop filter composed of
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Figure 3.3: Class-AB amplifier schematic
the active RC integrators, the resistive load makes the folded-cascode OpAmp less
efficient in terms of low frequency gain than the multi-stage amplifier. In this thesis,
in order to save power, a two-stage amplifier with class-AB output stage is used to
provide large output current with modest biasing current.
The two stage amplifier is shown in Fig. 3.3. First stage (MN1, MP1) is conven-
tional differential pair and second stage is class AB amplifier composed by (MN2,
MP2, Rb and Rs, Cc) with modified Monticelli [48] bias circuitry which increase
second stage amplifier’s linearity. Signals from Vo1 to V
′
o1 are AC coupled by large
capacitor Cc. Resistors Rb and control current generated by common-mode detec-
tor and transconductance amplifier (MN5, MP5) set the bias voltage for class-AB
transistor, MN2. The common mode feedback mechanism adjusts the Vgs of MN2
through voltage drop in Rb resistor to force the drain current of MP2 equal to the
32
bias current of MN2. Ignoring the effect of Rs, the transfer function from Vo1 to V
′
o1
is shown in Eq. 3.7.
V ′o1
Vo1
≈ 1 + (2RbCc)s
1 + s(Cc + CgsN2)2Rb
(3.7)
where in this design Rb = 10KΩ, and Cc = 3pF . If Cc  CgsN2 the frequency of the
pole and zero pair will be very close to each other and Vo1 and V
′
o1 will be almost
identical. Considering the effect of the large feedback resistor Rs the low frequency
gain of OTA will be as follows:
Vout
Vin
= gmn1 .RL1.(gmn2 + gmp2).RL2 (3.8)
where, RL1 = Rcm||Rn1||Rp1 and RL2 = RL||Rn2||Rp2 are first stage and second
stage’s load, respectively; RL is load of the amplifier. The large resistor Rs provides
shunt feedback to decrease the output impedance of second stage but at the same
time reduces the low-frequency gain. Fig. 3.4, shows a two tone test for the filter’s
first stage which is a lossy integrator. The tones are placed at 10 MHz and 11 MHz
and the rms value of the composed signal is -4 dBFS, and the third order inter-
modulation is -64 dB. Although Rs reduces the loop gain, it prevents the class AB
to suffer from significant cross over distortion.
Fully loaded, the total low frequency gain of the amplifier is 29dB, and using 1.2V
power supply, the first stage and second stage’s power consumptions are 0.27mW and
0.12mW, respectively. Table 3.3 shows the comparison of proposed class AB amplifier
vs the conventional two-stage class A (miller amplifier) counterpart with the same
gain-bandwidth product. According to this table, in order to have same GBW, class
A amplifier needs almost twice current of class AB amplifier. Moreover, although
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Figure 3.4: 2 tone test for linearity simulation of first lossy integrator with rms
output amplitude of -4dBFS at 10MHz and 11MHz
small signal linearity are almost the same (demonstrating that cross-over distortion
is not an issue in the class AB topology), the large signal IM3 of class AB amplifier
is almost 10 dB smaller than the class A amplifier.
Table 3.3: Comparison of Class-AB vs Class-A output stage
Class A Class AB
GBW 2.36 GHz 2.4 GHz
power 0.83 mW 0.39 mW
noise 6.53 nV/rHz 6.59 nV/rHz
IM3, cross over distortion
(RMS Vout = -20 dBFS) -88 dBc -92 dBc
IM3, large signal distortion
(RMS Vout = -6 dBFS) -67 dBc -58 dBc
3.3.2 Mixed signal fast path employing analog differentiator
In this section we describe the fast path operation, and the way we increase ELD
tolerance. Analog differentiator is proposed in order to avoid the use of power hun-
gry summing amplifier and at the same time compensate excess loop delay without
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compromising fast path performance, while we increase ELD tolerance.
The main concept relies on minimizing the use of delayed clocks and the use
of a wide-band analog differentiator. The proposed continuous time differentiator
is shown in Fig. 3.5, and the fast path circuit parameters are displayed in Table
3.4. Feedback DAC output current Idac, is converted to voltage by resistor Rb and
Table 3.4: Differentiator circuit parameters
gmM2 Cd Cf Rb Cp τ1 τ2
4.2mf 0.27pF 0.2pF 350Ω 20fF 7ps 120ps
then fed to capacitive degenerated differential pair MN2. DAC current signal is then
indirectly differentiated on capacitors 2Cd. Capacitor Cf along with an OTA Gm3
integrates the output current of differentiator and generates a zero order path around
quantizer. Overall, the fast path operates as a broadband amplifiers with half delay
required by the quantizer. The input to differentiator is NRZ DAC’s output with an
equivalent trans-impedance gain of Rdac. Differentiator input is then characterized
as:
Vidiff (s) =
Rb
RbCps+ 1
Idac(s) (3.9)
Transistor MN2 with capacitor of 2Cd form a source degenerated circuit which pro-
vides the required differentiation operation. Ignoring the effect of the transistor
output resistance, the output current of differentiator is described as:
idiff (s) =
2Cds
2Cd
gm
s+ 1
Vidiff (s) (3.10)
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Figure 3.5: (a) Fast path and differentiator circuit (b) transient response of different
nodes (c) schematic simulation
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idiff (t) =

−2RbCd
τ2−τ1 (e
−t/τ1 − e−t/τ2).IDAC , if τ1 6= τ2 = 2Cd/gm
−2RbCd
τ2
.te−t/τ .IDAC , if τ1 = τ2 = τ
(3.11)
Passing Idiff (t) through Cf , yields integration operation; the final output of integra-
tor is obtained replacing t = Ts/2.
Vout(
Ts
2
) =
1
Cf
∫ Ts/2
0
idiff (t)dt =
2RbCd.IDAC
Cf (τ2 − τ1) [τ1(e
−Ts/2τ1 − 1)− τ2(e−Ts/2τ2 − 1)]
(3.12)
If Ts  τ1, τ2, then Vout(Ts/2) ∼ 2RbIdacCd/Cf , so the fast path is strong function of
RbIdac. The concept is shown in Fig. 3.5(b) and the schematic simulation (Cadence)
is shown in Fig. 3.5(c). According to the figures the differentiator’s current settles in
less than half of sampling period, which makes it more tolerant to ELD. As shown in
Fig. 3.5(b), the settling time of differentiator circuit should be less than half period
4τ1 + 4τ2 <
Ts
2
to guarantee 98% or better voltage settling accuracy. Notice that
the signal swing at MN2 gate should not be too large, otherwise the transistor might
be pushed into triode region. To keep MN2 in saturation region, RbIdac is set to be
300 mV. Capacitor Cf (and accordingly 2Cd) is related to the capacitor loading of
OpAmp by feed-forward path in loop filter and there is enough design flexibility to
choose its value. To make the modulator more tolerant to ELD, we need to decrease
τ1 and τ2, which means decreasing Rb, Cp, Cd and increasing gm; the trade off is
additional power consumption.
The effect of excess loop delay in system performance is shown in Fig. 3.6 which
is system level simulation which is done using Matlab/Simulink. Fig. 3.6(a) shows
the Root-Locus of Noise Transfer Function (NTF(z)) with 0 − 100% excess delay.
The ELD is modeled as τ in NTF (z) = 1
1+e−τs/TsLG(z) . According to Fig. 3.6(a) all
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(a) (b)
Figure 3.6: Excess loop delay variation 0-100%Ts (a) root-locus of NTF(z) poles
including mixed signal fast path (b) SNDR vs ELD variation
of the poles remain inside the unit circle which shows the system is very tolerant to
loop delay variations. Moreover, Fig. 3.6(b) shows SNDR variation vs excess loop
delay. The system’s dynamic performance does not degrade up to 30% of sampling
period excess delay.
3.3.3 7-Bit quantizer
In order to reduce power and area, a 7-bit quantizer is implemented using a mod-
ified version of the subranging ADC [6]. Only 3-bits are used in the Σ∆-modulator
loop, so it relaxes the DAC specifications and saves power; the extra 4 bits are used
to implement the MASH 3-0 algorithm to increase the resolution of the Σ∆-ADC.
Fig. 3.7 shows the implemented quantizer, which consists of one MSB comparator, 7
passive sample and hold circuits, 7 bits coarse/fine comparators, and a MUX to select
proper reference voltage; details can be found in [6]. During the first clock phase,
and employing single sign comparator, the polarity of the input signal is detected
and the MSB bit is then resolved. Next clock phase, the coarse 3 bits are extracted
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Figure 3.7: Simplified two step, 7 bit quantizer [6]
using 7 comparators, and during the third clock phase the fine 3-bits are obtained
employing the same comparator just by switching the references to fine reference
voltages. Digital logic is used to select the proper reference voltages. The output of
quantizer are resolved in half clock cycle to give the fast DAC and summing amplifier
enough time to settle.
3.3.4 Current steering DAC
The 3-bit main feedback DAC employs 7 cells of n-type cascoded current source
M1-M2 and a pair of current-steering switches M3-M4 as shown in Fig. 3.8. Each
current source cell M1-M2 is sized to carry a nominal current of 155.5 µA. With 1 KΩ
of CT-Σ∆ modulator’s input resistors, the equivalent fullscale differential input range
is 1.2 V. The current-steering switches M3-M4 are designed to operate in saturation
region to increase DAC output impedance. In addition, they are driven by a high-
crossing switch driver [24].The drivers shift the control signal of the switch transistors
so that these transistors never simultaneously turn off. This design choice minimizes
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Figure 3.8: Simplified main DAC schematic highlighting unit current source cell with
fully digital on-chip calibration circuitry.
feedthrough current from parasitic gate to drain capacitances Cgd of M3-M4. Fully
digital on-chip calibration through a 6-bit calibration DAC is performed on power-up
to reduce static mismatch of unit main DAC’s current. Each unit current source has
its own 6-bit calibration DAC. During calibration, the current-steering switches M3-
M4 are turned off and the current Imain is routed through M5 to be compared by a
reference current Iref . A comparator detects the result of this comparison and drives
the successive approximation register (SAR) accordingly to get the best digital code
such that Imain + Ical current value is the closest to Iref ; this process is repeated
serially for all the 7 current cells.
3.4 Digital calibration
The proposed digital calibration method uses Gradient Descent (GD) method-
ology. In this section, first we revise the generic gradient descent algorithm and
its relation with the Least Mean Squares (LMS) algorithm. Then, we discuss the
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proposed offline calibration method (see Fig. 3.9). We discuss how the analog filter
transfer function that matches the digital loop gain is extracted and also show how
we use this transfer function to reduce quantization noise.
3.4.1 The generic gradient descent method
The Gradient Descent (GD) algorithm is used to find the local minimum of a func-
tion [5]. GD-based signal processing techniques increase the precision and reliability
of analog circuits which are exposed to PVT variations and device non-linearities [8].
The GD algorithm employs steps proportional to the negative of the gradient at
the current point of the function. It relies on the observation that a multi-variable
function F (x, y, z, ...) at point x = x0 (keeping all other variables y, z, ... constant)
decreases faster if one goes from x = x0 in the direction of the negative gradient
of F (x, y, z, ...) at x = x0, denoted by −∇xF (x0) = −dFdx |x0 . Starting from x0, and
considering the sequence x0, x1, x2, . . . such that xn+1 = xn − γn∇F (xn) for n ≥ 0
and sufficiently small γ > 0, it follows that:
F (x0, y, z, ...) ≥ F (x1, y, z, ...) ≥ F (x2, y, z, ...) ≥ · · · ≥ F (xn, y, z, ...). (3.13)
Hence, the sequence F (xn, y, z, ...) converges to the desired local minimum for the
variable x, if exists. The same property applies to all other variables.
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To compute the optimal coefficient of a linear FIR or IIR filter we apply the
gradient descent method to the error function. However, in many applications,
the true gradient of function F (x, y, z, ...) cannot be determined. Thus, a practi-
cal implementation involves estimating the gradient from the available data using
the Least-Mean-Squares (LMS) algorithm [29]. In other words, the LMS algorithm
is a variant of the gradient descent method in which the mean square of the error
is minimized. Fig. 3.10(a) shows a simplified version of the LMS-based adaptive
noise cancellation technique used in Σ∆ modulator design before; more details can
be found in [31, 32, 75–77]. The main advantages of the approach is that it can re-
move noise when the NTF is not available or process parameters variations due to
temperature gradient or device aging change the NTF in a such way that it does not
match the original NTF.
In this project, we use a modified version of the LMS algorithm which reduces the
digital resources by combining cancellation filter LG0(z) and adaptive filter H(z) in
Fig. 3.10(a) into a single filter LG(z) shown in Fig. 3.10(b). First, we show how the
mean square of the error can be obtained in the frequency domain; this derivation is
the rationale behind the proposed methodology.
Consider a Σ∆M without the adaptive filter (Fig. 3.10(b)), the goal is to find
the coefficients of LG(z) = a0 + a1z−1 + ... aiz−1 (i is the number of taps used in
the FIR filter) and to use the LMS algorithm to minimize the mean square of error:
LMS[e(n)] = min
ai
{ 1
N
N−1∑
k=0
e(n)2} (3.14)
where, N is number of samples for LMS estimation, and e(n) = Vout(n)|inband Vin=0
is the nth discrete time quantization error; if inband input signal is zero, the output
will be equal to the quantization error which is shown in Fig. 3.10(b). From the
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Parseval’s Theorem, we know that
∑N−1
k=0 e(n)
2 = 1
N
∑N−1
0 E(ω)
2, where E(ω) is the
Discrete Fourier Transform (DFT) of e(n). Thus, in Eq. 3.14 we can replace the
time-domain error with frequency-domain error (DFT of noise), leading to:
LMS[e(n)] = min
ai
{ 1
N2
N−1∑
0
E(ω)2} = min
ai
{ 1
N2
PE} (3.15)
where PE is the error power, and min{·} operator returns the minimum of its input
argument. Thus, computing error power in frequency domain and minimizing it,
is equivalent to minimizing the mean square error in time domain. So, we use an
adjustable FIR filter to minimize the error function in the frequency domain.
3.4.2 Matching analog loop filter and digital filter
The first phase of the proposed method is to extract the analog filter transfer
function. According to Eq. 3.4, when an input signal with a very low inband ampli-
tude (V inbandin ' 0) is applied at the modulator’s input, the inband output will only
be comprised of quantization noise of the 3-bit and 7-bit quantizers, as shown in Eq.
3.16.
Vout ' (1 + LG(z)).STF (s).Vth,cal + LG(z)− LG(s)
1 + LG(s)
Eq3 + Eq7 if V
inband
in ' 0
(3.16)
where Eq3 and Eq7 are quantization noise densities, and Vth,cal is thermal noise during
calibration. The aim of the calibration algorithm is to minimize Eq. 3.16. If thermal
noise is minimum, and quantization noise is dominated by Eq3, minimization of Eq.
3.16 leads to matching between digital loop gain LG(z) and analog loop gain LG(s).
The diagram for the post-processing phase is shown in Fig. 3.10(b). As seen in
the figure, we pass the 3-bit output of Σ∆M through LG(z) with FIR coefficients
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of [a0a1a2...ai] and add them with the 7-bit output of the Σ∆ modulator. Then we
compute the FFT to extract the power of in-band noise (PE) in the frequency domain
and then use the GD algorithm to update the FIR filter coefficient to decrease the
noise power. Note that PE is computed by adding the power of all in-band bins
resulting from the FFT of Vout.
Since there is no closed-form equation for the gradient of the noise power PE
with respect to the filter coefficients, we rely on numerical methods to compute it.
To do so, for each filter coefficient ai, we compute the noise power PE(a
i) and the
perturbed noise power PE(a
i + ∆ai), where ∆ai is a small perturbation (typically
an order of magnitude smaller than ai) of the coefficient value. Therefore, we can
numerically calculate the gradient of noise power with respect to filter weight:
∇aikPE =
dPE(a)
da
|aik '
PE(a
i
k + ∆a
i
k)− PE(aik)
∆aik
(3.17)
Then, we use the GD method to update the FIR filter coefficients:
aik+1 = a
i
k + γ∇aikPE (3.18)
where γ is the step size and aik is the i-th filter coefficient in the k-th iteration. The
gamma value that we used for the simulations is 0.5. By using very small value of γ
the system takes more iteration to converge and large value of γ increases the effect
of derivation in Eq. 3.18 and it will deviate a lot from the coefficients previous value.
We continue this process iteratively until filter weights converge, and the difference
between consecutive weights falls bellow a suitably small threshold  = aik/100 (i.e.,
|aik − aik−1| < ).
As a proof of concept, a third order SD modulator was designed and fabricated in
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Figure 3.11: Ideal loop gain and loop gain from schematic versus extracted one
a mainstream CMOS technology; the details are fully described in the following sec-
tions. Figure 3.11 shows 1) the ideal loop gain (infinite gain amplifier) from Matlab,
2) the schematic level loop gain transfer function obtained from Cadence simulations,
and 3) the experimental loop gain from the proposed matching algorithm. The initial
values of 100 tap FIR filter coefficients are chosen based on the estimation of the
ideal transfer function required for the calibration of the designed Σ∆ modulator.
This steers the algorithm away from undesired local minima and reduces the conver-
gence time. The estimated power consumption for the FIR filter is about 2.5mW [40]
which can be decreased by 40% if it is implemented in polyphase structure [40]. Also
if we use downsampling and decimation filter the frequency will decrease and as a
result the dynamic power consumption will decrease. According to [40] the area
estimation for 100tap FIR filter in 0.13µm technology is about 0.05mm2, which can
be decrease further for very advanced CMOS technologies. According to Fig. 3.11,
low frequency gain dropped from 35dB for the ideal case (Matlab model with infinite
gain amplifiers) down to 28dB for loop gain extracted from the schematic (cadence)
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Figure 3.12: Settlement of algorithm after 50 iterations
simulation. The gain attenuation is the result of the limited gain of OTAs. The
extracted one from the GD method follows the trend of schematic result except that
the schematic result does show the dips and peaks.
Figure 3.12 shows the convergence of the algorithm, the algorithm settles after
20 iterations, and for the first several iterations the slope of SNDR improvements is
very sharp.
When used in the cascade scheme, the extracted transfer function leads to 8-10
dB SNR improvement as a result of noise cancellation (offline calibration), whose
results for 4MHz input with amplitude of -6 dBFS is shown in Fig. 3.13. The
measured SNDR of 3-bit CTΣ∆M is 47 dB and after calibration it reaches 57 dB.
As shown in Eq. 3.16, if there is significant thermal noise, the extracted transfer
function is not going to match the analog transfer function and it will degrades the
system performance.
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Figure 3.13: Experimental results: spectrum of the 3-bit output, and cancellation
after convergence, input 4 MHz with amplitude of -6 dBFS
3.5 ADC realization
The CT-Σ∆M is fabricated in 130 nm IBM CMOS technology. Fig. 3.14 shows
the die photograph; the active area of ADC is 1.1 mm2 including clock generator
and current mode logic (CML) buffers for measurement purpose. The modulator’s
power consumption is 8.5 mW, where dynamic and static power consumptions are
2.5 mW and 6 mW, respectively. The power and area distribution are shown in Fig.
3.15.
A passive 10 MHz band-pass and a 5 MHz low-pass filters were used during
testing. The signal is converted from single-ended to differential with appropriate
common-mode voltage using an on-board transformer (ADT1-6T). The clock signal
is generated using PSG Vector Signal Generator (Agilant E8267D) and converted to
square wave and differential signals on chip. The data streams were captured using a
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Figure 3.15: (a) Power distribution of modulator, overall power 8.5 mW, (b) area
distribution of modulator, overall area 1.1 mm2
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Figure 3.16: Experimental results: SNDR vs input power for 3-bit Σ∆ loop and
output of the gradient descent algorithm (input frequency 4MHz)
Digital Signal Analyzer and then processed offline using Matlab/Simulink. 16K data
points were used for spectral estimation and a Hann window was used to minimize
spectral leakage effects.
The proposed offline FFT-based Gradient Descent algorithm was employed. The
algorithm matches the digital loop gain with analog one. The offline process can
be repeated during time slots available in the system to make the calibration less
sensitive to PVT variations. Fig. 3.13 shows the spectrum of the modulator’s output,
before and after calibration, for input signal of -6 dBFS and frequency of 4 MHz. The
SNDR of the 3-bit Σ∆M and the calibrated one are 47 dB and 57 dB, respectively,
so the SNDR improvement is about 10 dB. The noise increase around the 4 MHz is
due to signal generator’s noise which was not filtered by the low-pass filter.
Figure 3.16 shows SNDR versus input power for the 3-Bit Σ∆M and output of
the GD algorithm using offline calibration. The input signal frequency is 4 MHz,
the SNDR improvement is about 10 dB. Fig. 3.17 shows two tone test close to the
modulator’s loop corner. This is the worst case linearity test since loop gain reduces
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Figure 3.17: Spectrum of outputs, two tone test, input at 10MHz and 11MHz with
amplitude of -7dBFS, compensated using Gradient Descent
with frequency, then limiting the benefits of linear loop feedback. The input signals
are placed at frequency of 10 MHz and 11 MHz with amplitude of -7 dBFS each. As
shown in Fig. 3.17, the second and third order inter-modulation products (IM2 and
IM3) after calibration are -56 dBc and -62.5 dBc, respectively.
Table 4.5 summarizes performance of the prototype and compares it with some
of the state-of-the-art CT-Σ∆Ms which have bandwith less than or equal to 25 MHz
and greater than or equal to 10 MHz. The prototype was deliberately designed with
the limited performance to make the quantization noise the dominant source of noise
to prove the proposed calibration methodology, and that is the reason the FoM is
higher than the state-of-the-art designs.
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Table 3.5: Performance comparison, 10MHz6 BW 6 25MHz
Author BW Fsamp DR/SNR/SNDR Power Area Technology FOM (fJ/c) FOM (dB)
(MHz) (MHz) (dB) (mW) (mm2) (nm) Walden* Schreier**
G. Taylor [68] 18 1152 NA/70/67.3 17 0.07 65 250 –
Y. Ke [38] 20 640 58/NA/56 8.5 0.4 90 412 151
C. Lu [17] 25 400 69/68.5/67.7 48 2.6 180 484 156
K. Matsukawa [46] 10 300 70.2/68.2/62.5 5.32 0.32 110 244 162
E. Prefasi [55] 20 2560 63/63/61 7 0.08 65 191 157
V. Dhanasekaran [21] 20 500 68/NA/60 10.5 0.15 65 321 161
J. Kauffman [35] 25 500 70/NA/63.5 8 0.15 90 131 165
K. Reddy [59] 10 600 NA/83/78.3 16 0.36 90 120 NA
A. Jain [30] 15.6 1000 67/64.5/59.8 4 0.38 130 160 163
P. Witte [79] 25 500 72/69.1/67.5 8.5 .23 90 88 167
R. Zanbaghi [82] 7.2 185 80/78.2/76.8 13.7 1.3 130 168 167
J. Kauffman [37] 25 500 72/NA/67.5 8.5 0.19 90 87.7 166
M. Andersson [3] 9 288 84/61.7/58.1 5.4 0.13 65 456 176
M. Geddada [26] 20 500 69/66/64 17.1 0.43 90 330 160
This work 15 300 61.5/61/60 8.5 1.1 130 346 153
* FOMWalden = P/
(
2BW × 2(SNDR−1.76)/6.02)
** FOMSchreier = DRdB + 10log (BW/P )
3.6 Conclusion
In this project, a continuous-time Σ∆ modulator with digital noise cancellation
technique has been presented. The prototype of a cascaded 3-0 Σ∆ modulator with
feed-forward structure and a 3-bit quantizer in the feedback loop was implemented
in 0.13 µm CMOS technology. In order to save power and improve linearity, we have
adopted class-AB amplifiers in the continuous-time filter. Using modified version of
Monticelli bias stage the linearity is improved. An analog differentiator is proposed in
the fast path to compensate ELD without an extra DAC, so the feedback signal set-
tles in less than one period. Finally, we have proposed a fully digital post-processing
techniques to compensate analog and digital loop gains’ mismatch and improve the
SNR. The modulator demonstrates peak DR/SNR/SNDR of 61.5/61/60 dB, respec-
tively while consuming 8.5 mW under a 1.2 V power supply. The OSR is 10 at
sampling frequency of 300 MHz.
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4. LOW POWER, JITTER TOLERANT SIGMA-DELTA MODULATOR
4.1 Introduction
In high resolution data converters, the problem of clock-jitter is a very critical
issue and can significantly deteriorate the achievable SNR. A detailed analysis of
clock jitter effect in CT-Σ∆M is discussed in [15,52,61].
In this thesis, in order to decrease the jitter effect, the quantizer output is passed
through a digital low-pass filter, and as a first order analog filter is removed both
power and area decrease. Also, this technique is independent of the DAC structure,
and it can be combined with SCR or SSI DACs. Moreover, a current divider tech-
nique is used instead of one of the DACs which yields significant savings in silicon
area and facilitates clock routing.
This chapter is organized as follows. Section 4.2 describes the system level ar-
chitecture of the modulator and the proposed jitter tolerant concept. The circuit
implementation of different blocks are presented in Section 4.3, and Section 4.4
demonstrates the measurement results of a prototype chip, and compare it with
the state-of-the-art designs. Finally, Section 4.5 concludes the chapter.
4.2 Architecture detail
In this section the idea of jitter tolerant Σ∆M technique and system level param-
eters are discussed.
4.2.1 Jitter effect reduction technique
In order to decrease the effects of clock jitter, the proposed solution uses a digital
low-pass filter after the quantizer to filter-out medium and high frequency quanti-
zation noise. Fig. 4.1(a) shows the third-order proposed hybrid feed-forward and
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feedback structure. The loop filter is split in two parts, an analog Tow-Thomas bi-
quad filter and a digital first-order filter. The output of quantizer (Qout) is passed
through a first-order digital filter and the modulator’s output is set to the digital
filter output (Dout).
The signal transfer function (STF) and noise transfer function (NTF) of proposed
system are shown in Eq. 4.1:
STF =
Dout
Vin
=
(kbpHABP + klpHALP ).HDLP
1 + LG
= STFc
NTF =
Dout
EQ
=
HDLP
1 + LG
= NTFc.HDLP
LG = (kbpHABP + klpHALP ).HDLP .kl +HDLP .km + kf (4.1)
where HABP and HALP are the biquad filter’s bandpass and lowpass transfer func-
tions, HDLP is the first-order digital filter’s transfer function, and LG is the system
loop gain.
STFc and NTFc correspond to signal and noise transfer functions for the conven-
tional case where the output is taken at the quantizer output, and all the filtering is
done in analog. According to Eq. 4.1, STF is similar to the conventional structure
(STF = STFc), but NTF includes a low pass digital filter in comparison with the
conventional case (NTF = NTFc.HDLP ). Choosing the modulator’s output as the
output of the digital filter, the NTF decreases with the digital filter slope, which
causes the effect of convolution with PN to be decreased. Fig. 4.1(b) shows the
idea graphically, adding the first order low-pass filter with a gain of one after the
quantizer does not change the Signal Transfer Function (STF), but it decreases the
high pass quantization noise by a slope of -20 dB/decade per every pole used in the
digital filter.
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Figure 4.1: (a) Block diagram of proposed CT-Σ∆M and (b) clock jitter and out-of-
band noise modulation for conventional and proposed architecture
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Jitter error in the presence of digital filter after quantizer is shown in Eq. 4.2;
Qout(ω) is multiplied by HDLP (z) and since for in-band signal the gain is unity, it
does not have a major effect on signal gain, but it reduces the effect of out-of-band
signals.
Jerror(ω) = [(1− z−1)[Vin(ω).STF + EQ(ω).NTF ]⊗ Jn(ω) =
= [(1− z−1)[Vin(ω).STFc + EQ(ω).NTFc.HDLP ]⊗ Jn(ω) (4.2)
According to Eq. 4.2, the input signal’s effect in jitter error is the same in
comparison with the conventional architecture but the component due to shaped
quantization noise reduces by HDLP . High frequency quantization noise components
are lowpass filtered; then, their power reduce before convolving with clock jitter, so
it reduces the effect of phase noise at Σ∆M output.
4.2.2 Modulator architecture
The third-order loop filter with a 4-bit quantizer is targeted to achieve resolution
of 12.5 bits in bandwidth of 10 MHz and sampling frequency of 500 MHz. As shown
in Fig. 4.1(a), filter implementation uses a hybrid feed-forward/feed-back (FF/FB)
structure in order to decrease excessive out-of-band peaking.
One of the poles of the loop filter is moved after the quantizer and implemented
in the digital domain, so it saves almost 18% of total area, and 14% of total power.
Since one of the active integrators is removed, the RC variation will have less effect
on the stability of the proposed structure. The modulator utilizes a 4-bit flash ADC
as a quantizer. In order to improve stability and compensate excess loop delay (ELD)
a zero order loop around the quantizer is used which is implemented by DACf .
Extensive MATLAB/Simulink simulations were carried out to optimize the filter
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Figure 4.2: Schematic of proposed CT-Σ∆
parameters accounting for finite OpAmp bandwidth and system non-idealities. The
system parameters are shown in Table 4.1, ω0 is analog filter bandwidth; Q is filter
quality factor; Alp is the in-band gain of the biquad, and kLP and kBP are lowpass
and bandpass path coefficients, respectively. The biquad gain and lowpass/bandpass
coefficients are selected based on internal peaking at bandpass output and to relax
the gain requirement of the summing amplifier [26].
The feedback coefficients kf , km, and kl need to be implemented by three different
DACs. In this project we combine km and kl coefficient in a single DAC and use a
current divider with the ratio of two coefficients to be connected to common ground
of OTAs, which is shown in Fig. 4.2. By doing so, we can save significant area and
improve DACs’ synchronization and reduce clock routing and layout complexity.
The signal transfer function and noise transfer function of the proposed system
are shown in Fig. 4.3. The out-of-band peaking of STF is about 4 dB, and NTF
decreases at high frequencies with a slope of -20 dB/dec due to digital filter effect as
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Figure 4.3: STF and NTF of proposed system
it is confirmed by Eq. 4.1.
As shown in Fig. 4.2, the integrating capacitors are tunable using three control
bits which cover±20% RC variations. The passive components are given in Table 4.2.
In a combined FF-FB modulator, the noise and nonlinearity contributed by the loop
filter are predominantly due to the first amplifier and the outer most DAC, as the
other OTAs’ noise and linearity are relaxed by first stage’s gain. The input resistor
is chosen based on noise performance, and other passive elements are designed based
on system parameters (Table 4.1) and input resistor value.
The first order digital low pass filter transfer function is shown in Eq. 4.3.
HLP (z) =
α0
1− α0β0z−1 (4.3)
where α0 and β0 are feedforward and feedback parameters of digital filter, respec-
tively. Since the digital low-pass filter is used after the quantizer, low-frequency gain
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Figure 4.4: Loop performance (phase margin, loop unity gain frequency and SQNR)
vs α0β0 of digital low pass filter
is selected to be unity (α0 = 1−α0β0), to avoid quantization noise amplification after
quantizer. So, all the in-band gain of loop filter is provided by the analog filter. The
nominal value of digital filter pole (α0β0) is 0.65, but in order to optimize hardware
resources and system performance, we swept the pole value and studied the system
performance to find its optimum value. One of the constraints was to choose the
digital filter coefficients to be a factor of 2, so we just needed a shift left/right for
multiply/divide by 2, which can be done in less than one clock period. The sys-
tem signal-to-quantization-noise-ratio (SQNR), phase margin (PM) and unity gain
frequency vs α0β0 for input frequency of 2.5 MHz and amplitude of -2.4 dBFS are
shown in Fig. 4.4. According to these results, in order to have large SQNR, α0β0
should be large but increasing α0β0 affects system stability and its implementation
becomes complicated. On the other hand if we choose the value of α0β0 to be small,
the digital filter is less effective, and the SQNR degrades. In order to have good
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trade-off between SQNR, complexity of digital filter, and stability, we chose α0β0 to
be 3/4, so the place of the pole in the digital filter will be at 26 MHz. By choosing
α0β0 = 3/4, the discrete time recursive equation of the lowpass filter is:
Vo[n] =
3
4
Vo[n− 1] + 1
4
Vi[n] (4.4)
So the digital filter needs two shift registers and a couple of adders to be imple-
mented. The details of the implementation are discussed in Section 4.3.2 .
To observe the effect of using the digital filter after quantizer on CT-Σ∆M per-
formance in the presence of clock jitter, the system was simulated using the additive
jitter error model in NRZ DAC [61]. In this model, the jitter error is modeled as
Eq. 2.9, and added to feedback path. The RMS jitter is swept up to 10% Ts, and
SNR for the conventional system with 4-Bit DAC and 6-Bit DAC and the proposed
one is shown in Fig. 4.5(a). The input tone is 9.6 MHz with an amplitude that
corresponds to -6 dBFS. It is clear that using a digital filter after quantizer results in
more than 10 dB tolerance in comparison with 4-Bit conventional system for the case
rms clock jitter is as large of 1% of the clock period; moreover the proposed method
is more tolerant to jitter than 6-Bit conventional modulator while it can save area
and power of 6-Bit quantizer. So, the proposed modulator can handle higher jitter
figures than the conventional CT-Σ∆ with the same loop gain transfer function. Fig.
4.5(b) shows the sensitivity of CT-Σ∆M to different input frequencies. According to
the figure, higher frequency inputs are affected more by jitter noise, which is clear
from the in-band jitter induced noise (σIBJN) equation as well [11].
The sensitivity of CT-Σ∆M to clock jitter in the presence of a blocker is shown
in Fig. 4.6(a). The signal and blocker frequencies are 9.6 MHz and 55 MHz, with
amplitude of -6 dBFS and -20 dBFS, respectively. The frequency of the blocker is
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Figure 4.5: Simulation results (a) SQNR for both conventional and proposed CT-
Σ∆M as function of clock jitter; input signal power is -6 dBFS at 9.6 MHz and (b)
SQNR variation for different frequencies; input power is -6 dBFS
placed at the peak of the NTF. In the presence of the blocker the SNR reduces by
5dB when jitter standard deviation is around 0.1% Ts; but the proposed design is
more tolerant to jitter than the conventional 4-Bit and 6-Bit architecture. Fig. 4.6(b)
shows the sensitivity of CT-Σ∆M for different input signal frequencies in the presence
of a close-in-band 20 MHz blocker. In this case, both input signal and blocker power
are -10 dBFS. In the presence of the blocker, SNR for different jitter rms noise
voltages are almost the same for different in-band frequencies. A comparison between
the results in Fig. 4.5 and 4.6 shows that the blocker components are dominant
factor when considering clock jitter effects. If strong blockers are close to the peak
of the STF, signal power increases and non-linearities may arise that increase the
in-band noise power. Also, near in-band blockers are partially up-converted due to
the embedded sampling at the input of the quantizer; this component convolves with
clock jitter in the main DAC, then folds back additional noise components.
The qualitative comparison between conventional system vs proposed one for a
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Table 4.1: Loop filter parameters
ω0 Q Alp kLP kBP kf km kl
2pi×7.8MHz 3 7 7.8 3.5 1 3.6 1
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Figure 4.6: Simulation results (a) SQNR for conventional and proposed CT-Σ∆M
as function of clock jitter in presence of -20 dBFS blocker at 55 MHz; input signal
power is -6 dBFS at 9.6 MHz and (b) SQNR variation for different input frequencies
in presence of -10 dBFS blocker at 20 MHz; input power is -10 dBFS
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Table 4.2: Passive components
Rin RL = RF RQ Rlp Rbp RA C1 = C2
1K 7K 21K 1.27K 2.84K 10K 2.89p
Table 4.3: Qualitative comparison of proposed modulator vs conventional 4-Bit and
6-Bit
Conventional with
4-Bit Quantizer
and DAC
Proposed with
4-Bit Quantizer
and 6-Bit DAC
Conventional with
6-Bit Quantizer
and DAC
Quantizer
power and
area
Low Low High
DAC power
and area
Low High High
Jitter
Sensitivity
High Very Low Low
Loop filter
power
Static 1/3 of power dynamic Static
Loop filter
area
High due to
capacitors
Lower due to digital
filter
High due to
capacitors
third order loop is summarized in Table 4.3. According to the table the proposed
structure increase jitter tolerance while it saves power and area.
4.3 Circuit design
In this section CT-Σ∆M circuit implementation is discussed. The description of
the quantizer is not included in this thesis, but details can be found in [57,70,72].
4.3.1 Operational transconductance amplifier
A two-stage amplifier with feed-forward compensation is adopted [69] to satisfy
the requirement of high amplifier gain. The simplified fully-differential schematic
of the amplifier is shown in Fig. 4.7. The loop parameters and some parameters
of first operational transconductance amplifier (OTA), including load capacitor and
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Figure 4.7: Fully differential feed-forward compensation OTA
Table 4.4: OTA specification including first integrator’s resistors and capacitor as a
load
Amplifier specs
DC Gain GBW Power
34dB 2GHz
Input Refereed Noise 
6.4nV/sqrt(Hz) 0.6mW
Parameters
gmN1, gdsN1                gmN2, gdsN2
1.1mA/V, 51uA/V     1.1mA/V, 69uA/V
gmP 2, gdsP 2 
1.7mA/V, 83uA/V
gmN3, gdsN3 
2mA/V, 110uA/V
resistors are given in Table 4.4.
The first stage differential pair was optimized based on high gain and band-
width. The second stage is a differential push-pull inverting amplifier (MN2, MP2,
MM2), which is optimized for high linearity and to have a high transconductance gain
(gmN2 + gmP2). Fully differential feed-forward compensation (MN3, MM3) provides
LHP zero, which makes the OTA stable without using a miller capacitor. All OTAs
in filter architecture (OTA1, OTA2 and OTA3) have the same topology, but they
are optimized in terms of power for later stages.
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4.3.2 Digital first order low pass filter
The ASIC implementation of the digital filter is shown in Fig. 4.8. The modulator
utilizes a flash-ADC as a multi-bit quantizer, so input data of the digital filter is 4-
bit, but the output is chosen to have a 6-bit resolution to preserve most significant
decimal points. The 4-bit output of the quantizer is applied to the first adder (Σ1),
and it is summed with delayed version of output. Both inputs of adder Σ2 are the
same which results in multiply by two operation, adder Σ2 is used instead of shift
left to have the same delay as feed-forward path (Σ1). So, overall adder blocks Σ1,
Σ2 and Σ3 generates the function of 3Dout(n− 1) +Din(n), and in order to divide by
4, two LSBs are right shifted. The internal adders are designed to have 11/12 bits
for recursive operation and to preserve accuracy internally. Only 6 bits are used for
the modulator’s feedback. The adders are Ripple-Carry adder, and the worst case
delay (passing the carry-in of first full-adder to carry-out of last full-adder) for 10
bit adder is about 50 ps, and the worst case overall delay from first adder to third
adder is about 120 ps, which is about fifteen times smaller than clock period. The
delay block (z−1 function) consists of 10 D-Flip-Flops (D-FF) to delay the output
by one sampling period.
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Figure 4.8: Digital filter schematic
4.3.3 Current steering DAC
The proposed system employs three DACs as shown in Fig. 4.2. DACm used
as the main feedback path and employs a current divider circuitry making the ef-
fect of two DACs: one for main path (Il) and the other one for intermediate DAC
functionality (Im). DACf is used for the realization of the fast path. Since DACf
is connected to the quantizer output, and DACm is connected to the digital filter,
they need a 4-bit and 6-bit DAC, respectively. In this design the non-return-to-zero
(NRZ) DAC is used for its low sensitivity to jitter.
Main DAC has the most stringent requirements in terms of linearity and noise,
and it requires large devices to achieve the required matching. In order to have good
balance between DNL, noise, power consumption, silicon area, speed, and 6-bit DAC
complexity [73], we employed a segmented current steering DAC. Current steering
blocks can easily be switched, sum, scale and usually operate at high frequencies [78],
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Figure 4.9: Segmented DAC schematic
so the current steering DAC is the best candidate for this design. Fig. 4.9 shows the
circuit level realization of the segmented current steering DAC. The DAC is divided
into two sub-DACs: the 3 least significant bits (LSBs) are implemented using a
binary architecture while the 3 most significant bits (MSBs) are implemented in
a unary way. Since the segmented architecture is a mixture of binary and unary
sections it has the benefits of a unary DAC such as good DNL, small glitch and high
monotonicity, as well as the benefits of a binary DAC such as simplified clock routing,
reduced clock delay mismatches, small area and relaxed layout complexity. Since the
output of the digital filter is binary, just the MSBs need a binary-to-thermometer
decoder to convert the 3-MSBs in to 8-decoded output. In order to equalize the delay
between the segmented parts a dummy decoder is used for binary 3-LSBs.
Each DAC unit element comprises four separate circuits: a re-timing D-FF, low-
swing low-crossing nMOS switch drivers, cascode devices and p-type switched-current
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sources. In order to synchronize all the inputs of DAC, D-FFs are used in front of
the DAC. With this retimed D-FF, the explicit ELD of 50% sampling time is real-
ized. Low-swing low-crossing nMOS switch drivers are used to prevent the cascode
current sources from switching between cut-off and active mode; hence, the glitch
is decreased. So, one switch will go on before the other one goes off enabling the
cascode mirrors to remain active at all times. The low-swing digital input reduces
clock feed-through and low crossing prevent the p-type current switches from turning
off simultaneously to minimize glitch energy.
High output impedance current mirrors using cascode devices are implemented
to reduce the currents sensitivity to the output voltage, and thus reduce current
glitches that might occur because of a change in the output voltage. The PMOS
current sources are sized based on a Monte Carlo analysis to achieve the desired
12.5-bit intrinsic matching. As there is no calibration, the linearity of Main DAC
is limited by the device matching, Monte Carlo simulations show that worst case
mismatch for unity current sources is around 0.31%. As the main DAC combines the
two coefficients of feedback (km and kl in Fig. 4.1), the overall current of main DAC
is Il + Im = 751.85uA. So, the LSB unit current is Icell = 751.85uA/63 = 11.93uA.
Fast DAC which is connected to the output of the loop filter, has relaxed require-
ments, since most of its non-idealities are suppressed by the loop gain. However, fast
path dominates loop operation at high frequencies and its non-linearities increase the
in-band noise due to the mixing of blocker and high out-of-band quantization noise,
as well as self mixing of high frequency noise. Fast DAC linearity is then critical as
well, and cautions must be taken when designing it. The fast path DAC is a unary
4-bit current steering DAC with an overall current of 55 uA, and an LSB current of
55uA/15=3.66uA.
68
R3
VOut4 VOut1
M
a
i n
 
D
A
C
VBN
M1: αW/L M2: W/L
+
+
+RQ
RA
RQ
RA
O
T
A
1
O
T
A
3
iDAC+ iDAC-
M1: αW/L M2: W/L
M3: αW'/L'
VBP
M3: αW'/L'M4: W'/L' M4: W'/L' 
VBM
+
VBM
Vout+
M
M
VCMFB
M0 M0
io1- io2- io1+ io2+
Figure 4.10: Current divider schematic
4.3.4 Current divider
In order to decrease layout complexity, we propose to use one main DAC and a
current divider, which divides the current of DACm, and provides currents for two
branches. The fully differential current divider schematic is shown in Fig. 4.10.
The main DAC (DACm) is connected to the common source of the transistors
M1 and M2, which are biased with current source (M0). So, the AC current that
passes through M1 and M2 is proportional to their dimensions and as their VGS is the
same, the current in each branch is proportional to transistor sizes. Eq. 4.5 shows
the small signal analysis of the circuit. The drain of M1 and M2 is connected to
the virtual ground of OTA1 and OTA2 and their common mode feedback force the
drain voltage of M1 and M2 to be constant. PMOS transistors, M3 and M4, have
the same ratio as M1 and M2
(
(W/L)1
(W/L)2
= (W/L)3
(W/L)4
= ρ
)
, and the sum of their currents
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are equal to the bias current of M0. So, only AC current will be injected to OTAs.

io1 =
(W/L)1
(W/L)1+(W/L)2
iDAC =
ρ
ρ+1
iDAC
io2 =
(W/L)2
(W/L)1+(W/L)2
iDAC =
1
ρ+1
iDAC
(4.5)
The maximum AC current of the main DAC, and accordingly the maximum AC
current of the current divider is 751.85u, so in order to have good linearity, we used
0.8 mA bias to provide the current divider with enough bias current. Based on
feedback coefficients (km = 3.6 and kl = 1) the NMOS and PMOS transistor sizes
(W/L and W’/L’) are found to be 25µm
0.16µm
and 45µm
0.2µm
, respectfully; the scaling factor
(ρ) is 2.7 (Fig. 4.10).
The noise contribution of the feedback path (Vn,in,FB) at input of Σ∆ is:
V 2n,in,FB = [(
ρ
ρ+ 1
)2I2n,DAC + I
2
n,CD].R
2
in.BW (4.6)
where, In,DAC and In,CD is main DAC and current divider noise, respectively. The
thermal noise contribution of the main DAC and current divider are about 5 nV/
√
Hz
and 7 nV/
√
Hz, respectively. So the overall signal to thermal noise ratio is around
80 dB, which is about 6 dB higher than theoretical signal to quantization noise ratio.
4.4 Measurement results
The proposed prototype is fabricated in a 40 nm CMOS process through TSMC
and assembled in a 56-pin QFN package. Fig. 4.11 shows the die photograph. The
modulator occupies 0.06 mm2 and consumes 6.9 mW from a 1.1 V supply. The
static and dynamic powers are 5.7 mW, and 1.2 mW, respectively. The power and
area distribution are shown in Fig. 4.12. The analog filter consumes the highest
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Figure 4.11: Die micrograph of chip
portion (28% of total power). The current divider and quantizer consumes 1.6 mW
and 1.4 mW static power, respectively. The dynamic power consumption of digital
blocks, including the digital first-order filter, is about 1.2 mW, thus digital filter
saves almost 1 mW in comparison with its analog counterpart. Fig. 4.12(b) shows
the filter occupying 60% of the area due to capacitors. So, it is clear that removing
one of the integrators and implementing it in the digital domain can save a significant
area, as the area of the digital filter is only 12% of the total modulator area.
The signal is converted from single-ended to differential with appropriate common-
mode voltage using an on-board RF transformer (ADT1-6T). The clock signal is
generated using a PSG Vector Signal Generator (Agilant E8267D), which has peak
to peak jitter of almost 215 ps (with a BER of 1E-12), and Silicon Lab’s Clock Gen-
erator Development Kit (Si5341) which has peak to peak jitter of 120 ps (with a
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Figure 4.12: (a) Power distribution of modulator with overall power of 6.9 mW and
(b) area distribution of modulator with overall area of 0.06 mm2
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Figure 4.13: (a) Input clock jitter of PSG Vector Signal Generator (b) input clock
jitter of Clock Generator Development Kit
BER of 1E-12) at the sampling frequency of 500 MHz. The measured clock jitter is
shown in Fig. 4.13 which captured by Agilent DSA91304A, the RMS jitter is around
20 ps and 4.2 ps for two clock generators.
The modulator output, which was brought out of the chip at full rate using
an LVDS interface, was captured using a real-time oscilloscope (Agilent Infinium
DSA91304A) and then processed offline using MATLAB/Simulink to determine the
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output sequence. A 16K Hann window was used for spectral estimation to avoid
spectral leakage.
Two passive 2 MHz and 4.1 MHz band-pass filters were used to reduce the har-
monic distortion components and minimize noise from the input signal source. The
single sinusoidal input tone was then converted into a differential signal using the
on-board RF transformer (ADT1-6T).
Figure 4.14 shows the measured power spectral density (PSD) of the modulator
with 20 ps RMS jitter (1% of sampling period) and 4.5 ps RMS jitter (0.22% of
sampling period) for input tone with power of -4 dBFS and frequency of 2 MHz.
The measured SNR and SNDR with RMS jitter of 20 ps are 63 dB and 62.5 dB,
respectively and with RMS jitter of 4.5 ps are 66 dB and 65.5 dB, respectively.
According to Fig. 4.14 the SFDR is 78 dB.
Fig. 4.15 shows measured SNR and SNDR of the proposed Σ∆M as a function
of input signal amplitude for a 2 MHz input in the presence of 1% Ts RMS jitter (20
ps). Peak SNR and peak SNDR are 65 dB and 64 dB, respectively.
Fig. 4.16 shows the dynamic range of the proposed Σ∆M as a function of the
signal amplitude for a 4 MHz input. The measured and post-layout simulation results
with an RMS jitter of 0.2% Ts and 1% Ts are included. It is clear that the simulation
results with RMS jitter of 1% match closely with measured data, but the measured
results with RMS jitter of 0.2% Ts has some discrepancy with simulation results
which authors believe it is due to the lack of purity of their clock generator which
produces low power spurious tones at 125 MHz, that convolves with out-of-band
noise and increase in-band noise level. The measured dynamic range with an RMS
jitter of 0.2% Ts and 1% Ts are 75 dB and 70 dB, respectively, while the dynamic
range of post-layout simulation with RMS jitter of 0.2% Ts is 83 dB.
In order to better quantify CT-Σ∆M linearity, two tone signals at frequencies
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Figure 4.14: Measured spectrum of CT-Σ∆ for input signal of -4 dBFS at 2 MHz,
for the cases peak-to-peak clock jitter is 215 ps (RMS jitter = 1% Ts) and 120 ps
(RMS jitter = 0.22% Ts)
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Figure 4.15: Measured SNR and SNDR vs input power; input frequency is 2 MHz
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Figure 4.16: SNR vs input power with input of 4 MHz
of 3.8 MHz and 4.5 MHz were applied to the modulator input, the power of each
tone is -7 dBFS (with total RMS power of -4 dBFS), and the measurement result
is shown in Fig. 4.17. The IM2 is -71 dB, while the modulator’s IM3 is around -73
dB. For these measurements, the RMS clock jitter is around 20 ps. Thus, significant
area, power and design efforts can be saved due to the low clock jitter sensitivity
properties of the proposed architecture.
In order to quantify the jitter sensitivity of proposed architecture in presence
of clock jitter and out-of-band signals, a blocker signal is applied to CT-Σ∆M. A
blocker tone with different amplitudes at frequency of 40 MHz are applied to input of
Σ∆M while the in-band signal was set at -15 dBFS and 2 MHz and RMS clock jitter
was 20 ps. The measured integrated in-band noise (IBN) are shown in Fig. 4.18(a).
Due to large clock jitter used in this test, for sufficiently large OOB blocker (larger
than -25 dBFS) the IBN increase drastically. To see the effect of blocker frequency
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Figure 4.17: Measured two-tone test with RMS power of -4 dBFS and frequencies of
3.8 MHz and 4.5 MHz with RMS clock jitter of 20 ps
in jitter induced in-band noise, a blocker tone with different frequencies and fixed
amplitude of -10 dBFS is applied to input of Σ∆M while the in-band signal was -15
dBFS at 2 MHz and RMS clock jitter was 20 ps. The measured integrated inband
noise (IBN) vs blocker frequency is shown in Fig. 4.18(b). For blocker frequencies
in the range of 40-65 MHz the IBN increase due to peaking in STF but for higher
frequencies the IBN decrease due to effect of low-pass STF; also as a result of first
order filter in NTF, the convolved high frequency quantization noise with phase noise
is reduced.
Table 4.5 shows some of the most efficient Σ∆ modulators that have been pub-
lished recently. The reported results in those papers do not include jitter effect. The
table includes the proposed design with 0.2% Ts and 1% Ts RMS clock jitter. The
proposed design with 0.2% Ts RMS jitter is better than most of the designs in terms
of Schreier FOM except [3] and [65]. Reference [3] has sampling frequency almost
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Figure 4.18: Measured integrated in-band noise with RMS jitter of 20 ps, input tone
-15 dBFS at 2 MHz (a) sweeping amplitude of 40 MHz blocker (b) sweeping blocker
frequency, inband signal -15 dBFS at 2 MHz
half of the proposed architecture and [65] used 28 nm technology as a result they
could save almost half of the power of proposed architecture. In presence of RMS
clock jitter as high as 1% Ts the performance of proposed architecture is comparable
with several designs with minimum jitter. The jitter tolerance in the proposed design
is more than 10 dB in comparison with the conventional design and same loop filter,
and it can relax the clock generator circuits.
Fig. 4.19 shows the SNDR and FoM of the proposed system in comparison with
all the ISSCC and VLSI papers since 1996 [49], in this plot we used the results with
no jitter in order to make the performance comparable with others. According to
the figures, SNDR is comparable with most of the Σ∆ modulators, and FoM is is
smaller than 10% of the architectures.
77
Table 4.5: Performance comparison, 2010 6 Y ear, 10MHz 6 BW 6 25MHz
Author BW Fsamp DR/SNR/SNDR Power Area Technology FOM (fJ/c) FOM (dB)
(MHz) (MHz) (dB) (mW) (mm2) (nm) DR/SNR/SNDR* Schreier**
G. Taylor [68] 18 1152 NA/70/67.3 17 0.07 65 NA/182/250 FOM
Y. Ke [38] 20 640 58/NA/56 8.5 0.4 90 327/NA/412 151
Y. Shu [64] 18 360 68/64/62.5 183 0.68 180 2476/3925/4664 147
C. Lu [17] 25 400 69/68.5/67.7 48 2.6 180 416/441/484 156
K. Matsukawa [46] 10 300 70.2/68.2/62.5 5.32 0.32 110 100/126.6/244.1 162
E. Prefasi [55] 20 2560 63/63/61 7 0.08 65 151/151/191 157
V. Dhanasekaran [21] 20 500 68/NA/60 10.5 0.15 65 127/NA/321 161
J. Kauffman [35] 25 500 70/NA/63.5 8 0.15 90 62/NA/131 165
J. Jo [34] 20 640 68/67.9/63.9 58 1.17 130 706/714/1132 153
K. Reddy [59] 10 600 NA/83/78.3 16 0.36 90 NA/69/120 NA
A. Jain [30] 15.6 1000 67/64.5/59.8 4 0.38 130 70/93/160 163
V. Singh [67] 16 800 75/67/65 47.6 0.66 180 323/813/1023 160
P. Witte12 [79] 25 500 72/69.1/67.5 8.5 .23 90 52/73/88 167
Y. Shu [65] 18 640 78.1/NA/73.6 3.9 0.08 28 16.5/NA/28 174
R. Zanbaghi [82] 7.2 185 80/78.2/76.8 13.7 1.3 130 116/143/168 167
J. Kauffman [37] 25 500 72/NA/67.5 8.5 0.19 90 52/NA/87.7 166
M. Andersson [3] 9 288 84/61.7/58.1 5.4 0.13 65 23/301/456 176
M. Geddada [26] 20 500 69/66/64 17.1 0.43 90 185/262/330 160
This work, σj,RMS = 0.2%Ts 10 500 75/68/67 6.9 0.06 40 75.5/168/188 166.5
This work, σj,RMS = 1%Ts 10 500 70/65/64 6.9 0.06 40 133/237/266 161.5
* FOMxx = P/
(
2BW × 2(xx−1.76)/6.02
)
** FOMSchreier = DRdB + 10log (BW/P )
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Figure 4.19: Comparison of the proposed system with ISSCC and VLSI papers [49]
(a) SNDR vs sampling frequency (b) FoM vs sampling frequency
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4.5 Conclusion
In this project the loop filter is divided into analog and digital parts to overcome
the sensitivity of feedback DAC to clock jitter without adding extra delay to the loop.
By implementing one of the poles of the loop filter digitally, the power consumption
and area are saved. Moreover, two feedback coefficients were combined into one
DAC, and a current divider was used to generate the coefficients which saves area
and relaxes the layout complexity. The prototype chip achieved a dynamic range of
75 dB and a peak SNDR of 67 dB in presence of 0.2% Ts RMS jitter and in a 10
MHz bandwidth while sampling at 0.5 GS/s in 40 nm CMOS technology. Consuming
6.9 mW from a 1.1 V supply, the converter has an Schreier FOM of 166.5 dB with
0.2% Ts RMS jitter and 161.5 dB with 1% Ts RMS jitter. The jitter tolerance in
the proposed design is 10 dB in comparison with the conventional design and same
loop filter.
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5. CONCLUSION
This chapter describes the contribution of this dissertation and explain the future
works.
5.1 Summary of contribution
In this dissertation, the following topics associated with the wideband low-power
continuous-time Σ∆ modulator were studied in detail, and two main project is de-
signed, implemented and tested.
The detail contribution for first project is as follows:
• A thorough trade-off study was made determining different system-level param-
eters, based on the considerations of the power consumption, dynamic range
requirement, linearity, OpAmp limited GBW and ELD sensitivity.
• The GD algorithm is used to extract loop gain transfer function coefficients.
• A quantization noise reduction technique is employed to improve the SQNR of
the modulator using a 7-bit embedded quantizer.
• A fast path feedback topology is proposed which uses an analog differentiator
in order to compensate excess loop delay, so it relaxes the requirements of the
amplifier placed in front of the quantizer.
• The modulator is implemented using a third order loop filter with a feed-
forward compensation paths and a 3-bit quantizer in the feedback loop.
• In order to save power and improve loop linearity two-stage class-AB amplifier
is developed
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• The fully differential prototype modulator is implemented in 0.13µm CMOS
technology, and layout technique such as interdigitizing and common center
are used.
• Prototype chip tested using 4 layer board to have large ground and vdd layer.
• Combining all the above techniques, the modulator achieved peak SNDR of
67.5dB while consuming total power of 8.5-mW under a 1.2V supply with an
over sampling ratio of 10 at 300MHz sampling frequency.
• The prototype achieves Walden’s Figure of Merit (FoM) of 146fJ/step
The detail contribution for second project is as follows:
• A thorough trade-off study was made determining different system-level param-
eters, based on the considerations of the power consumption, dynamic range
requirement, linearity, OpAmp limited GBW and clock jitter sensitivity.
• This dissertation proposes to divide the loop filter in two parts, digital and
analog part to overcome the sensitivity of feedback DAC to clock jitter.
• By using the digital first order filter after the quantizer, as one pole of the loop
filter is implemented digitally, the power and area are reduced by minimizing
active elements, moreover having more digital elements in loop of CT-Σ∆M
makes it less sensitive to process, voltage and temperature variations.
• We proposed the use of a single DAC with a current divider to implement the
feedback coefficients instead of two DACs to decrease area and routing.
• The prototype is implemented in TSMC 40nm technology and occupies 0.06mm2
area.
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• Prototype chip tested using 4 layer board to have large ground and vdd layer.
• The proposed solution consumes about 7.5mW, and operates at 500MS/s. In
a 10MHz bandwidth, the dynamic range(DR), maximum signal to noise ra-
tio(SNR), and maximum signal to noise and distortion(SNDR) ratios in pres-
ence of 10% total jitter are 67dB, 63dB, and 62dB
5.2 Future work
To improve the performance of this work several issues need to be considered:
• On chip PLL needs to be designed in order to have low jitter and improve the
measurment results performance
• For jitter tolerant ADC, full filter operation can be done in digital domain and
just high gain implementation can be implemented by analog filter.
• Other DAC shapes such as SCR or SSI can be used to see effect of jitter tolerant
technique in other DAC shapes.
• For calibration ADC, OpAmp, quantizer and DAC performance needs to im-
prove to make the dominant noise, quantization noise.
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